0112-0102-10

K100-D

PART NO.
0112-1007-10

probably good Probe circuit

BEFORE READING

PLEASE CHECK FOR CHANGE INFORMATION IN THE ADDENDUM.

OPERATING AND SERVICE MANUAL

MODEL K100-D

Table of Contents

Section			Page
		Title Page	**i**
		Table of Contents	**ii-iv**
		Figure Table of Contents	**v-x**
		Tables Table of Contents	xi
		Design and Related Information Statement	xii
		Radio Frequency Energy Interference Statement	xiii
I		GENERAL INFORMATION	
	1.1	Certification	1
	1.2	Warranty	1
	1.3	Description	1
	1.4	Specifications	3
II		INSTALLATION	
	2.1	Introduction	5
	2.2	Unpacking and Inspection	5
	2.3	Storage and Shipment	5
	2.4	Power Connection	5
	2.5	Preparation for Use	5
	2.6	Initial Warm-up	6
III		OPERATION	
	3.1	Introduction	8
	3.2	Front Panel Controls and Inputs	8
	3.3	Rear Panel Inputs and Outputs	20
	3.4	Set-up Procedure and Operation	21

Section			Page
IV	PRINCIPLES OF OPERATION		
	4.1	Introduction	26
	4.2	Basic General Description	26
	4.3	Detailed Description	29
	4.4	Front End	41
	4.5	Record Control	48
	4.6	Record Memory	58
	4.7	Threshold	64
	4.8	Front Panel and Keyboard	67
	4.9	Probes	67
	4.10	Regulator	69
	4.11	CRT Display	70
V	GPIB		
	5.1	General Information	74
	5.2	Record Formats	76
	5.3	Status Byte Output	82
	5.4	GPIB Information Line Display	83
	5.5	Talk Only and Listen Only Modes	84
	5.6	Address and Interface Mode Selection	85
VI	CALIBRATION PROCEDURES		
	6.1	Recalibration of Internal Circuits	88
	6.2	Required Test Equipment	88
	6.3	Calibration of Raster Scan Display	88
	6.4	Power Supply Adjustments	91
	6.5	Threshold Adjustments	91
	6.6	Record Memory Adjustments	92
	6.7	Special Precautions	94

Section			Page
VII	MAINTENANCE		
	7.1	Introduction	95
	7.2	Diagnostic Routine and Indications	95
	7.3	Required Test Equipment	101
	7.4	Diagnostic and Troubleshooting Procedures	101
VIII	SCHEMATICS AND ASSEMBLY DRAWINGS		
	8.1	Introduction	114
	8.2	List of Drawings	114
	8.3	Parts Lists	115
IX	ADDENDUM		
	6.3.2	Raster Scan Display Adjustment	166
	6.5.1	Threshold Calibration	166
	6.7.1	Clock Calibration	170
	6.8.1	Threshold Alignment Fixture Input A	172
	6.8.2	Threshold Alignment Fixture Input B	175
	6.6.1	Record Memory Adjustments	179
	7.2.2	Memory Failure Chart	181

OPERATING AND SERVICE MANUAL

MODEL K100-D

Figure Table of Contents

Figure		Page
1.1	Model K100-D With Its High Performance Active Probes	2
1.2	K100-D Clock Qualifier	3
2.1	Power Input Grouping	5
2.2	50 Hz Line Modification	6
3.1	Front and Rear Panels	7
3.2	Record Control PCB Options	8
3.3	Arm, Enable, Trigger Sequence	10
3.4	Special Channel Grouping Display	11
3.5	Timing Display (4 Channel)	11
3.6	Timing Display (16 Channel)	12
3.7	Sample/Latch Model Comparison	14
3.8	Latch Mode Specification	14
3.9	Search Display	15
3.10	Record and Display/Compare Block Diagram	16
3.11	Probe Podlet	19
3.12	Timing Requirements	20
3.13	Self Programmed Recording Display	22
3.14	User-programmed Recording Display	23
3.15	One µs Pulse Recording at 50 ns Clock	23
3.16	One µs Pulse Recording at X20 Expansion	23
3.17	One µs Pulse Recording at X1 Expansion	24
3.18	Binary Decode Display	24
3.19	Event Delay Recording	25

Figure		Page
4.1	Block Diagram of K100-D	27
4.2A	Block Diagram of MPU Board	30
4.2B	Block Diagram of RAM	32
4.2C	Timing Diagram of RAM Operation	33
4.2D	Block Diagram of CRT Controller	35
4.3A	CRT Horizontal Timing	37
4.3B	CRT Vertical Timing	38
4.3C	CRT RAM Addressing	40
4.4	Block Diagram of Front-End Board	42
4.5	Input Sampling Circuit	43
4.6	Combination Detector Circuit	44
4.7	Trigger Node Formation	46
4.8	Clock Selection and Distribution	47
4.9	Level Translator for MPU Bus	49
4.10	Block Diagram of Filter/Edge Detector	50
4.11	Filter Operation Examples	52
4.12	Block Diagram of Record Control Flip-Flops	55
4.13	Block Diagram of Clock Distribution on Record Control Board	57
4.14	Block Diagram of Record Memory Board	59
4.15	Record Memory -- Multiplexing Scheme	61
4.16	Record Memory -- Write Enable Circuit	62
4.17	Record Memory Timing	63
4.18	Threshold DAC Circuit	65
4.19	Threshold Selection and Output Buffer	66
4.20	Probe Circuit	68
4.21	CRT Block Diagram	71

Figure		Page
5.1	Address and Interface Mode Switches on Back Panel	87
5.2	Functions and Positions of GPIB Switches	87
6.1	Status Display and Keyboard	89
6.2	Position of Status Mode Display	89
6.3	Data Display Assembly	90
6.4	Regulator Board	91
6.5	Threshold Board	91
6.6	Threshold Output Locations	92
6.7	Threshold Diagram	93
6.8	Threshold Diagram	93
6.9	Adjustments	93
6.10	Memory Location 8-F	93
7.1	Error Indication	98
7.2	Diagnostic Display	101
7.3	Calibration Display	105
7.4	Calibration Display	105
7.5	Calibration Display	106
7.6	Calibration Display	106
7.7	Calibration Display	107
7.8	Calibration Display	108
7.9	Calibration Display	108
7.10	Calibration Display	109
7.11	Calibration Display	109
7.12	Calibration Display	110
7.13	Calibration Display	110
7.14	Calibraton Display	111

Figure		Page
7.15	Calibration Display	111
7.16	Calibration Display	112
7.17	Calibration Display	113
6.11	Type I Threshold Board Adjustment Locations	168
6.12	Type II Threshold Board Adjustment Locations	168
6.13	Threshold Board Edge Connector Labels	169
6.14	Type III and IV Board Adjustment Locations	170
6.15	Rear View of Alignment Housing A	172
6.16	Top View of Alignment Housing A	172
6.17	Alignment Fixture 'A' Terminal Post	173
6.18	Alignment Fixture 'A' Wiring Diagram	173
6.19	Front View of Alignment Housing A	174
6.20	Alignment Housing A Resistor Placement	174
6.21	Rear View of Alignment Housing B	175
6.22	Top View of Alignment Housing B	175
6.23	Alignment Fixture 'B' Terminal Post	176
6.24	Alignment Fixture 'B' Wiring Diagram	176
6.25	Front View of Alignment Housing B	177
6.26	Alignment Housing B Resistor Placement	177
6.27	Top View of K100-D Logic Analyzer	179
6.28	Scope Display	179
6.29	Scope Display	179
6.30	Record Memory Board Calibration Layout	180
7.1	High Speed Error Indication	182

OPERATING AND SERVICE MANUAL

MODEL K100-D

Tables Table of Contents

Table		Page
2.1	Line Voltage/Fuse Selection	5
4.1	Hex Address Table	29
4.2	Hex Address Table	29
4.3	PROM Values at 50 Hz Operation	36
4.4	PROM Values	39
4.5	CRT RAM Addressing	39
4.6	Holding Register Status	64
4.7	Holding Register Status	64
6.1	Test Equipment	88
7.1	Memory Table	100
7.2	Clock Table	103
7.3	Value Table	103
9.1	Testpoint and Adjustment Locations	180
9.2	Memory Failure Location Chart	181

OPERATING AND SERVICE MANUAL

MODEL K100-D

NOTICE

This design and related information contained herein is the sole property of Gould Incorporated, Instruments Division, Santa Clara Operation. Prior permission to reproduce this information or the products disclosed herein must be obtained in writing.

WARNING

This equipment generates, uses, and can radiate radio frequency energy, and if not installed and used in accordance with the instruction manual, may cause interference to radio communications. As temporarily permitted by regulation, it has not been tested for compliance with the limits for Class A computing devices pursuant to Subpart J of Part 15 of FCC Rules, which are designed to provide reasonable protection against such interference. Operation of this equipment in a residential area is likely to cause interference in which case, the user at his own expense, will be required to take whatever measures may be required to correct the interference.

SECTION I

GENERAL INFORMATION

1.1 Certification

Gould Inc. certifies that this instrument was thoroughly tested and inspected and found to meet its published specifications when it was shipped from the factory.

1.2 Warranty

All Gould Inc. products are warranted against defects in materials and workmanship. This warranty applies for one year from the date of delivery, or, in the case of certain major components listed in the operating manual, for the specified period. We will repair or replace products that prove to be defective during the warranty period. If a unit fails within thirty days of delivery, Gould Inc. will pay all shipping charges relating to the repair of the unit. Units under warranty, but beyond the thirty day period, should be sent to Gould Inc. prepaid and Gould Inc. will return the unit prepaid. Units out of the one year warranty period, the customer will pay all freight charges. IN THE EVENT OF A BREACH OF GOULD INC.'S WARRANTY, GOULD INC. SHALL HAVE THE RIGHT IN ITS DISCRETION EITHER TO REPLACE OR REPAIR THE DEFECTIVE GOODS OR TO REFUND THE PORTION OF THE PURCHASE PRICE APPLICABLE THERETO. THERE SHALL BE NO OTHER REMEDY FOR BREACH OF THE WARRANTY. IN NO EVENT SHALL GOULD INC. BE LIABLE FOR THE COST OF PROCESSING, LOST PROFITS, INJURY TO GOODWILL, OR ANY SPECIAL OR CONSEQUENTIAL DAMAGES. THE FOREGOING WARRANTY IS EXCLUSIVE OF ALL OTHER WARRANTIES, WHETHER EXPRESSED OR IMPLIED, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

1.3 Description

The Model K100-D Logic Analyzer was designed to provide the utmost in performance and versatility for the digital designer and troubleshooter; i.e., it can be considered to be a true benchmark tool. It serves as both a time domain (data recorded asynchronously), and a data domain analysis tool (data recorded synchronously). The unit accepts up to 16 logic signals through its active input probes, and stores these discriminated signals in its 1024 word memory, at sample rates to 100 MHz. The unit is depicted in Figure 1.1.

The Model K100-D has comprehensive recording and display analysis capabilities that enable the user to perform complex timing and state analysis of his digital systems. The unit has three distinct features that make it a useful tool for logic troubleshooting.

First, the signals from the user's system are input via specially designed hybrid active probes. The input impedance of each probe is 1 MΩ, 5 pF. The probes are individual to allow spanning to physically separated points in the system, and also to provide for convenient connection at the PC board level. Signal conditioning, or threshold detection, and buffering of a particular signal is provided at a point as close as possible to the user's circuitry. The probe tip, with its accessories, allows convenient connection to a system. The probes detect logic spikes or glitches down to 5 ns regardless of clock rate used.

Second, the instrument can clock at rates to 100 MHz, allowing timing measurements on up to 16 signals, with a 10 ns time resolution. A relatively long memory, 1024 words, allows precise timing measurements over longer intervals of time. The performance of the active probes complement this high-speed recording capability.

Third, the instrument uses a microprocessor linked to a front keyboard for instrument control. Comprehensive display prompting is used to make it easy to set up the unit for desired recording and display formats. This gives a greater degree of flexibility



Figure 1.1 The Model K100-D with its high performance active probes.

in recording and display functions than was possible with earlier instruments.

1.4 Specifications

SIGNAL INPUTS

Number. 20, including 16 data, external clock and qualifier, and 2 trigger qualifiers.

Impedance. 1 MΩ, 5 pF, over input range of ±10 V.

Threshold. Each input may be assigned one of four references: TTL (+1.4 V), ECL (-1.3 V), VAR A, VAR B; A & B selectable between -6.4 V and +6.35 V, in 50 mV increments. Thresholds are referenced to probe tip. High or low true logic polarity selectable each channel.

Maximum Voltage. ±50 V continuous, ±100 V transient.

Modes. Each data input selectable Sample or Latch.

SAMPLE. Unit stores the detected logic level present at each active clock transition simultaneously on all inputs. Minimum pulse always detected and stored is one clock period plus 4 ns.

SKEW. Channel to channel, 1 ns typical.

LATCH. Whenever an even number of threshold transitions occur between two successive clock intervals, an input latch stores the state opposite that stored at the previous clock interval on the next clock. The glitch may be stored in one or two memory cells.

MINIMUM DETECTABLE PULSE. 5 ns with threshold overdrive of 25% of total voltage swing, or 250 mV, whichever is greater.

CLOCK

Internal. Selectable from 10 ns (100 MHz) to 50 ms (20 Hz) in a 1-2-5 sequence.

External. Selectable positive or negative edge active, DC-70 MHz rate. Minimum pulse width 5 ns.

SETUP TIME. Data must be present 2 ns before clock active edge.

HOLD TIME. Data must be present 2 ns after active edge.

QUALIFIER. Must go TRUE a minimum of 12 ns before the clock goes TRUE, and go FALSE a minimum of 1 ns after clock goes TRUE; must go FALSE a minimum of 10 ns before clock goes FALSE. See Figure 1.2.



Figure 1.2 K100-D Clock Qualifier.

TRIGGER

Three events control data recording: Arm, Enable and Trigger.

Arm. Selectable Manual (front panel switch), Auto, Auto Stop, Auto Stop with limits.

Enable. Selectable Auto, Manual or Combinational. When Combinational selected, unit will seek a defined word. Once detected, unit will seek the Trigger.

Trigger. Selectable Manual or Combinational. When Combinational selected, unit will seek a defined word. Once detected, unit will execute the trigger delay selected, and stop recording.

Qualifiers. Q1 and Q2 may be applied to

Enable, Trigger, both to each, or one to each.

Pattern Select. Enable and Trigger events may each be specified as an 18-bit word. Unit accepts binary (1, 0, X-don't care), as well as hexadecimal input. Can be selected for a GO TRUE or GO FALSE condition.

Delay. Trigger delay selectable clock intervals or Trigger occurrences (or events) to 65, 530. Delay by clocks is always measured between Trigger event and end of memory. When delaying by events, the nth + 1 event occupies memory location 501.

Filter. Selectable from 1 to 14 clock samples. Enable and Trigger must remain TRUE for the selected number of samples before being recognized.

Trigger Output. Rear panel BNC connector, TTL active high signal when unit detects trigger event. Synchronous with input data.

MEMORY

The K100-D contains three memories: high speed record memory M, storage memory A, and reference memory B.

Size. M, A, and B are each 16 bits wide, 1024 words long.

Use. M accepts new data, and automatically transfers it to A for display. B may be loaded through A and is used as a reference.

Auto Stop. The unit Arms itself and acquires new data in A, which is compared with the contents of B.

Whenever conditions are met, any further recording is prevented. This allows comparison between the contents of A and B. Conditions may be A=B or A≠B.

Comparison may be made over entire 1024 words, or may be limited to the data that lies between the positions of Cursor and Reference, inclusive. Also, only those channels displayed participate in the comparison.

Search. Via Status display, the unit accepts a 16-bit word for which it will search in memory A and/or B. All occurrences are marked by an asterisk. First and last occurrence, and total number of occurrences, are tabulated in Data display.

DISPLAY

Status, Timing, and Data domain displays are via built-in raster scan CRT. User control over order in which channels are displayed.

Status. Permits keyboard selection of recording and display parameters. Each parameter field (reverse video entry) is randomly addressable.

Timing. 16 channel format. Horizontal expansion X5, X10, X20. Vertical expansion X2, X4, via deleting channels. Cursor and Reference permit direct time measurements when using internal clock. Binary readout of data at Cursor or Reference position. Trigger event, if in memory, is marked.

Data. Selectable binary, hexadecimal, octal, or Special display. Decoding depends on user selection of channel order. In Special display, channel grouping permits decoding of data in binary, hexadecimal, octal, or ASCII, or any combination.

Video Output. BNC rear panel connector provides composite video output,2.2V pp into 75 Ω.

MISCELLANEOUS

Size. 21.8 cm (8.6 in) high; 44.6 cm (17.5 in) wide (with bail); 54.5 cm (18.9 in) deep (with bail).

Weight. 19.5 kg (43 lbs), including probes.

Power. 100, 120, 220 or 240 V RMS, ±10%; 400 W.

Temperature Range. 0-50°C, operating.

Warranty. All Gould/Biomation products are warranted against defects in materials and workmanship for one year from date of delivery.

Accessories. Each unit is supplied with a set of input probes (20 inputs) with probe leads and spring hook tips, power cord, and one Operating and Service Manual. Probes are available in 1.2 m (4 ft) or 1.8 m (6 ft) length.

SECTION II

INSTALLATION

2.1 Introduction

This section contains information on unpacking, inspection, repacking, storage, and installation of the Model K100-D.

2.2 Unpacking and Inspection

Inspect instrument for shipping damage as soon as it is unpacked. Check for broken knobs and connectors; inspect cabinet and panel surfaces for dents and scratches. If the instrument is damaged in any way or fails to operate properly, notify the carrier immediately. For assistance of any kind, including help with instruments under warranty, contact your local Gould Inc., Biomation Division, representative or Gould Inc., Biomation Division, in Santa Clara, California, U.S.A.

2.3 Storage and Shipment

To protect valuable electronic equipment during storage or shipment, always use the best packaging methods available. Contract packaging companies in many cities can provide dependable custom packaging on short notice.

2.4 Power Connection

The K100-D may be used on a wide range of power line voltages at frequencies of 50 or 60 Hz nominal. The rear panel contains a fuse holder and a pair of slide switches for selection of nominal power line voltages. Table 2.1 lists these voltages, switch positions, and fuse selection required for that power line voltage. The selected switch positions are referred to as left and right when viewed facing the rear panel.

Table 2.1 Line Voltage/Fuse Selection. Range shown is for 50-60 Hz line frequency.

Range (+10%)	Selector Switch Positions	Fuse-Amp (Slow Blow 3AG)
100	Both in	5
120	Left in, right out	5
220	Left out, right in	2.5
240	Left out, right out	2.5

Figure 2.1 illustrates the power input grouping (voltage change, fuse, and input connector).



Figure 2.1. Power input grouping. Position the switches (6) as noted in Table 2.1, using the proper fuse.

In addition to selecting the proper line voltage, you must also place a jumper on the MPU printed circuit board, as shown in Figure 2.2, if you operate the unit on 50 Hz line frequency. This changes the refresh rate of the raster scan display to 50 Hz. Operation at 50 Hz may require minor adjustment of R2, the horizontal oscillator frequency control. See Section V Calibration.

2.5 Preparation for Use

The Model K100-D is entirely self contained with a built-in display and integral probe assemblies. All that is required is to connect the instrument to the line power and plug the probe assemblies into the front panel. The unit automatically senses whether it has



Figure 2.2. To operate the unit on 50 Hz power line frequency, remove the MPU board and install a jumper as shown.

the 16-channel probe assembly or the optional Model K100-D/32 Input Adapter. The status display mode thus displayed is a reflection of the respective input configuration.

When the K100-D is first turned on, it self-programs, allowing you to connect your probes and collect data from your system. Once the data has been collected, you may easily modify the data collection or display to suit your requirements. This operation enhances the self-teaching ability of the instrument, so you can quickly learn how to operate it. For details, refer to Section III Operation.

2.6 Initial Warm-up

Although the Model K100-D is a solid-state instrument, a brief warm-up period of approximately 10 minutes is required for the internal circuitry to reach thermal stability.



Figure 3.1 Front and rear panels of the K100-D.

SECTION III

OPERATION

3.1 Introduction

This section explains the use and function of the front panel controls and inputs, as well as the rear panel outputs. It also offers you a step-by-step procedure for operating the unit.

3.2 Front Panel Controls and Inputs

Refer to Figure 3.1 while reviewing this section.

The Model K100-D uses a keyboard entry system and interactive display for control of recording and display parameters. The arrangement of this control subsystem was designed to help you learn quickly and easily the effect of various keys, and the proper use of the features available in the instrument. It does this through the use of the Status display mode, shown in Figure 3.1.

When you first power up the K100-D, it goes through a detailed self-diagnostic test, wherein it checks its keyboard and memories. A detailed explanation of the test and its error indications are found in Section VII Maintenance. If the instrument indicates any errors in the power up self test, the source of the error may be diagnosed down to the IC package level using the diagnostic routine. The unit also loads part of its own program into display memory. This allows you to practice specifying display parameters without having to record data.

Once self test is complete, the instrument sets itself into a default condition, as shown in the Status display in Figure 3.1.

Two default parameters can be user specified. There is a DIP switch on the Record Control board; you may cause the power up threshold condition to be either TTL or ECL. In addition, you may select Internal Clock or External Clock Rising Edge Active. See Figure 3.2.



Figure 3.2. On the Record Control PCB (center board in unit), you can preprogram default conditions for threshold (1) and record clock (2). You can also lock out trigger holdoff (3) by turning switch 8 on. See also item (18) regarding status byte CK?

PARAMETER FIELDS

Each reverse video (bright box) entry in the Status mode denotes a "parameter field." Any one of these parameter fields may be randomly addressed and modified. Use the column of black keys on the left edge of the display to access any one of these parameter fields. In addition to the column of black keys, the blue keys labeled SEQ (Sequence) and SEARCH are used in the same fashion to access those respective parameter fields. There are also four momentary toggle switches on the lower front panel that access various parameter fields.

The operation of all keys and switches is covered below.

(1) STATUS W, A, B

STATUS W is the Status display mode shown on the CRT when any parameter field has been addressed or changed. This denotes that you are intending to make a subsequent measurement with different parameters from those used for the last measurement. Once a parameter field has been changed, and a

new measurement (or recording) is made, STATUS W becomes STATUS A.

STATUS A indicates the parameter fields that were used to record and display information that is stored in Memory A. STATUS A display cannot be changed before a measurement has been made.

STATUS B refers to the data stored in Memory B. It is a mnemonic for the data stored, and cannot be changed except by changing the data stored in Memory B. This is done by loading new data into A and transferring to B.

STATUS A or B displays may be called up on the CRT while in the Status mode by pressing the blue keys A or B. STATUS W may be called up by opening any one of the parameter fields (any black button in the left column) and pressing the blue key ENTR.

(2) CLOCK

Open this parameter field by pressing the CLOCK key. The label on this key is colored red. All white keys with red labels beneath the key pertain to this parameter field. You may enter any internal clock interval from 10 ns to 50 ms, in a 1, 2, 5 sequence. Any other entry will cause the ERROR LED to come on when the ENTR key is pressed.

When you key in EXT_⌜ or EXT⌝_ the unit will then allow you to select the sense of the clock qualifier input in this same parameter field. You may select a binary 1, 0 or X (don't care). Use the three black keys so labeled for entry of the clock qualifier.

If you have selected an external clock, and wish to return to the internal clock period previously selected, merely open the CLOCK field and press the INT key. The unit will revert to the previously programmed internal clock period.

CLOCK QUALIFIER EXPANSION

You may desire to qualify the external clock with more than one bit. The Model 10-TC Probe Pod allows you to expand the qualifier input by as many as 10 bits. Power for the Pod is obtained from the rear panel of the K100-D. For specifc information on this accessory, contact the factory or your local Gould/Biomation representative.

(3) DELAY, (4) DELAY CLOCKS/EVENTS

The K100-D always operates in the Pretrigger Record mode. When you select a trigger delay by clocks, the number of clock periods selected lies between the trigger occurrence and the end of the memory. The default condition is 500 clock periods. Thus, when the instrument detects the trigger event, it will wait 500 more clock periods and then stop recording. Thus, in memory you will have 500 memory cells loaded with prior trigger information, and 500 cells loaded with post-trigger information.

The K100-D has a memory that is 1024 words long. For convenience in setting the unit up, there is a built-in trigger delay of 23 clock periods. Thus, with the trigger delay set to 0, the trigger event will occupy memory location 1000, rather than 1023. See also Figure 3.3.

The DELAY parameter field is addressed by pressing the black left column key marked DELAY.

You may select trigger delay in terms of trigger events or occurrences. Selection of delay by clocks or event is via switch 4, DELAY CLOCKS/EVENTS. Enter the desired decimal number, and then select delay by clocks or events.

When you select delay by events, the unit will count trigger occurrences and place the nth + 1 trigger occurrence at the center of the memory at location 501. For instance, if you select a delay of 10 events, the unit will place the 11th trigger event at memory location 501.

Trigger delay by events is a helpful mode when you are troubleshooting software in a system. It enables you to capture data on the nth occurrence of a software loop.

The delay field operates only on the Trigger event, and not on the Enable event.



Figure 3.3. Three events, in sequence, are required to complete a recording. The Trigger actually controls the memory contents. The Enable is a qualifying event to allow the instrument to seek the trigger. The Arm event not only begins the recording, but also acts as a precursor of the Enable event. The combination of Enable and Trigger event allow "nested" triggering. For setup convenience, the unit has a trigger offset, or built-in delay, of 23 words. In this example, the trigger delay is 900 words.

(5) SEQUENCE/POLARITY

This parameter field operates on the display of recorded information and does not affect the recording.

The SEQUENCE portion of the parameter field allows you to rearrange all 16 channels in any desired order. The one restriction in this parameter field is that no channel may be entered more than once. If you do attempt to enter a channel more than once, and press the ENTR key, the ERROR LED will come on, and the underline cursor will move to the second entry of that channel. This allows you to recover easily from an entry error. You can delete the second entry of that particular channel by pressing the SPACE key and then ENTR. If there are several multiple entries, the underline cursor will point them out so that you may remove them.

The Sequence field permits you to format the data in a manner that makes the most sense to your analysis approach. In addition to single keystroke selection of hex, octal, or binary displays when in the Data domain, you can combine data decoding.

The SPCL key causes the unit to observe the channel grouping you have selected as shown in Figure 3.4. Here, the channels have been grouped, with spaces between groupings, to tell the unit how to decode the data. Channels F and E are binary, DCB are octal, A987 are hex, and 6543210 are ASCII.

The full ASCII character set is decoded, including upper and lower case (denoted by brackets) letters, numbers, and all control characters. Those entries in the ASCII string that are not decoded (displayed as seven binary bits) are the characters that are not universally defined.

In the Special Data domain, you can arrange the channels in any desired order, and in any combination of groups.

You may also use the SEQUENCE field to display less than the total number of channels. Placement of the period, or decimal point, anywhere in the SEQUENCE row will delete from display all channels to the right of the period. The double entry rule also



Figure 3.4. Special display mode, where you can format the data decoding in any channel order and any channel grouping to get binary, octal, hex, and/or ASCII.

applies to the period or decimal point.

TRUNCATED DISPLAY

The position of the decimal point controls what is actually displayed on the CRT. Thus, if you enter

FEDC BA98. 7654 3210

the K100-D will display only channels F through 8, but trigger from all 16 inputs.

If you enter

FEDC BA98.

where channels 7 through 0 are deleted using the SPACE key, the K100-D will display, and trigger from, only channels F through 8.

As an example, press the blue key SEQ and, using the Cursor or Reference position keys, place the underline one position to the right of Channel C. Key in a period and press ENTR. The ERROR LED will come on. Note that the underline cursor now positions itself to the second entry of the period. Press SPACE and then ENTR. The Status display will be refreshed and show only four channels.

Press the blue key labeled TIMING. Also press the white key labeled X20. Your display should now look like Figure 3.5.



Figure 3.5. Just four channels are displayed, giving an automatic vertical expansion of 4. Times 20 horizontal expansion is also selected.

Notice that only four channels are now displayed, F through C. Also notice that a vertical expansion by a factor of 4 has occurred. This vertical expansion is automatic when four or less channels are displayed. A vertical expansion of X2 occurs whenever 5 to 8 channels are displayed. Also, since you selected a horizontal expansion factor of 20, the data displayed is now only 50 memory cells and gives a very easily examined timing format.

Press X1 and then STATUS. Next press SEQ and place the cursor at the position of the period. Press SPACE and ENTR.

Press TIMING. Your display should now look like Figure 3.6.

Here we are displaying all 16 channels of information and 50 words of memory.

Press STATUS. The POLARITY portion of the parameter field allows you to select for display, on a per channel basis, either positive or negative convention polarity. This



Figure 3.6. Same as Figure 3.5, except that all 16 channels are displayed.

allows you to rearrange the data domain format to allow for any inverted signals in your system. You can enter plus or minus signs by using the black keys labeled +/-.

(6) ENABLE, (7) TRIGGER AUTO/ MANUAL ENABLE

The Enable parameter field allows you to define a 16-bit word, plus two qualifier bits. Once the unit is Armed, it must find the Enable word before it can look for the Trigger word.

The default condition for the Enable word is automatic, as denoted by the A in parentheses. This means that the K100-D bypasses the Enable event and immediately looks for the Trigger.

There are two other conditions for the Enable event. They are manual (M) and combinational (C). These other two conditions are also shown within the parentheses. To define a manual Enable, press down switch 7, and the M will appear in the parentheses. Note that the unit will not seek a defined Enable word, but will always expect to see a manual Enable, initiated by switch 7.

The act of defining an Enable word changes the letter in parentheses to a C, denoting combinational Enable. This is done by opening the enable parameter field with the enable KEY. You can then key in, using either the three binary keys (black keys labeled 1, 0, X), or key in a hexadecimal word. When you key in a hex word, the unit decodes each hex character (16 white keys) and places four binary bits in the parameter field for each hex character entered.

If you define a combinational Enable for a subsequent measurement, the Enable word selected may not be found by the instrument once you Arm it. In that case, you may press down on switch 7 to manually Enable the unit, and complete the measurement. For the next measurement, the unit will be in the manual Enable mode, and you will have to press switch 7 again. To select a combinational Enable without disturbing the Enable word previously entered, you must reopen the Enable parameter field and enter that Enable word already there. In other words, press ENABLE, then ENTR.

To the left of the Enable word parameter field is a reverse video T. This denotes true or false Enable. When you have selected true Enable, the instrument will seek the Enable word. When it finds a condition where the input signals match the pattern defined, it will have detected the Enable event.

It can also select combinational false Enable. In this mode, the unit will seek the defined Enable event. It will continue to monitor this event until any one of the bits changes states. At that point, it will recognize the Enable event.

To select Enable true or false, open the Enable parameter field by pressing the key ENABLE. The underline cursor will locate itself to the entry for the left most channel; in this case, Channel F. Then use the Cursor or Reference left arrow key to move the underline cursor beneath the T in the field. Then use white key FALSE to change the T to F. To select T, again position underline cursor as before, and press FALSE again.

The qualifiers Q1 and Q2 at the right end of the Enable and Trigger parameter fields can be independently set for both Enable and Trigger Events. When you have entered the LSB for the enable word, in this case Channel 0, the underline cursor will step to the Q1 position. You can then select the states for

Q1 and Q2 by using the three binary keys.

QUALIFIER EXPANSION

You may wish to Enable or Trigger from a word wider than 18 bits. You can expand Q1 and Q2, each by a factor of 10, by using the Model 10-TC Probe Pod. Power for the Pod is obtained from the rear panel of the K100-D. For specific information on this accessory, contact the factory of your local Gould/Biomation representative.

TRUNCATED DISPLAY

As discussed under item 5, SEQUENCE/POLARITY, the position of the decimal point controls what is actually displayed on the CRT. Thus, if you enter

FEDC BA98. 7654 3210

the K100-D will display only channels F through 8, but trigger from all 16 inputs.

If you enter

FEDC BA98.

where channels 7 through 0 are deleted using the SPACE key, the K100-D will display, and trigger from, only channels F through 8.

(8) TRIGGER, (9) TRIGGER FILTERED/ MANUAL TRIGGER

All the comments that apply to the Enable parameter field also apply to the Trigger field, with the exception that there is no automatic Trigger mode available, just combinational and manual. As before, the letter in parentheses denotes which mode has been selected or used for a given measurement.

DATA THRUPUT RATES

The data thruput rate, or maximum rate of accepting trigger events and trapping data, depends on the display mode used. Using Auto arm, the following nominal rates apply, assuming a clock interval of 20 ns:

Timing diagram	1 cycle per 2 s.
Data list	1.5 cycle per s.
Status	12 cycles per s.

(10) THRESHOLD, (11) VAR A, (12) VAR B

This parameter field allows you to independently select a threshold reference level for each channel. You can assign one of four different threshold voltages to any one channel. The black THRESHOLD key opens this field. Notice on the keyboard that the row of four white keys to the right of the THRESHOLD key are those keys used to assign the thresholds. You can select from a preset TTL (+1.4 V), preset ECL (-1.3 V), and two variable thresholds, A and B, that you can specify through the keyboard.

All 16 input channels, plus the qualifier inputs and the external clock and its qualifier may be independently assigned from this list of four different threshold levels.

To specify the variables A and B, you open these parameter fields by pressing the blue SPECIFY key, and then the white VAR A or VAR B key. You can enter a threshold voltage from the keyboard using keys 0 through 9, subject to two restrictions.

1. Voltage entered must lie between -6.4 V and +6.35 V.

2. Voltage can only be specified in 0.05 V increments.

Any entry condition that violates the above rules will cause the ERROR LED to come on.

(13) INPUT MODE

You can select Sample or Latch input modes independently for each channel. This parameter field is addressed via the black key INPUT. Notice, as with the Threshold parameter field, the four keys associated with the Input mode are in the same row with the Input key.

There are two ways of programming the

inputs. First, you may go through the parameter field and assign Sample and Latch input modes on a per channel basis by pressing SAMPLE or LATCH keys.

If you wish to assign Sample and Latch input modes on a group basis, you may do so by pressing the 0-7 key and SAMPLE or LATCH keys. This will program channels 0-7 to whatever Input mode you select. The same holds true for channels 8 through F. The K100-D will seek out these channels, no matter where they appear in sequence, and assign them Sample or Latch input modes.

The ability to assign Sample or Latch Input mode on a per channel basis gives you an extra measure of flexibility. For instance, you may wish to ignore any asynchronous glitches (those noise spikes that are not synchronous with a Sample Clock Edge), except on one or two channels. This per channel assignment gives that flexibility.

Refer to Figure 3.7. In the Sample mode, the unit will ignore threshold transitions between active clock edges. This mode finds greatest use when recording in synchronous logic systems. Synchronous logic makes decisions at active system clock edges and is immune to logic changes that occur between these clock edges.



Figure 3.7. Sample and Latch Input modes, and an illustration of how each mode affects the data recorded in memory.

Asynchronous logic is not clocked, and responds to virtually any threshold transition within its speed range even if it is noise. Knowing that narrow noise spikes exist in an asynchronous logic system is of great value.

The Latch mode detects and flags in the analyzer's memory any threshold transitions that occur between the clock edges. The K100-D can detect glitches or noise spikes as narrow as 5 ns, with a voltage overdrive of 25% of total voltage swing or 250 mV, whichever is greater, even though the shortest clock period is 10 ns.

The sensitivity of the Latch mode is depicted in Figure 3.8. Note that the specification is not stated in terms of absolute voltage levels, but rather a percentage of voltage swing. This is important in those logic systems, namely ECL, where, as the clocking rate of the logic increases, the total voltage swing on either side of the threshold decreases. Thus, the glitch capture capability is in reality only related to percentage of voltage overdrive rather than a finite voltage swing.



Figure 3.8. A graphical illustration of the Latch mode specification, which is related to percent voltage overdrive rather than a finite overdrive. VOD is 25% of VS. The same is true for negative-going glitches.

Noise spikes between clock edges are flagged in memory as pulses represented as being one clock interval wide, opposite in state to the previously clocked state. Figure 3.6 illustrates the treatment of an input signal, with both the Sample and Latch modes, and what effect these input modes have on the actual recorded information.

The Latch mode indicates the presence of noise spikes, or glitches, and their time occurrence relative to the other recorded information. The period of the noise spike is not indicated by the Latch mode flag; the measurement of the glitch is limited to the time value of one memory cell.

Even though you cannot measure the actual width of the glitch, its presence is recorded, and this gives you very definite information for diagnosing a problem in your system.

(14) SEARCH

This parameter field operates on the Data domain display. When in Status display mode, open this parameter field by using the blue SEARCH key. This allows you to specify, in binary or hexadecimal, a word that you wish to find in the Data domain display. The word need not be known to exist in the memory. The analyzer will find that word for you if it exists.

Using the data automatically stored in memory upon power up, let's use this mode to search for a word. In the Status display, open the Search parameter field by pressing the SEARCH key. Then key in hexadecimal 1010, and press the ENTR key.

Press the blue DATA key and the blue SEARCH key. Your display will look like Figure 3.9.



Figure 3.9. Here the unit has been programmed to search for the hex word 1010. It found this word 14 times; first occurrence at memory location 12, and last one at 292. This information is read out at the bottom of the screen. Each occurrence is marked by an asterisk.

Note that there are 14 occasions where the hex words 1010 occurred. These occurrences are marked by asterisks, and the total number of occurrences is tallied along with the first and last occurrences of that word. If your display does not look like Figure 3.9, go back and execute the above routine.

To look at the last occurrence of 1010, for instance, you can specify Cursor position as follows without scrolling through the memory. Press SPECIFY and either Cursor arrow key. At the CRT bottom, the Cursor parameter field will be in reverse video. Key in 292 and press ENTR. The Cursor will reposition itself to memory location 292, the last time 1010 occurred. The Reference position can also be specified in this fashion.

The Search mode allows you to spotlight a particular address in a loop, for instance, so that you may be able to visualize in the data domain the structure of that loop. Notice that you need not specify a state for every channel; for instance, if you wish to find those occasions in memory when the first four channels assume a particular combination of states, you may key in the desired states for the first four channels only, and leave the other channels in "don't care" positions. Then the instrument will search for those occasions where the first four channels occupied the desired states. This gives you the flexibility of finding in memory only those states that you wish to locate.

(15) ARM MODE

You can select either Auto Arm or Manual Arm with switch 16. In Manual Arm mode, the instrument makes a measurement after you have manually armed it with switch 16. It completely executes the measurement and returns to a ready for arm state, as denoted by entry 18 RDY. If you push up on switch 16, the instrument then automatically arms itself upon completion of each measurement. Because of internal housekeeping, the maximum rate at which the instrument can arm itself, and detect Enable and Trigger events, is on the order of 10 times per second.

Usually, you use the Manual Arm mode when you wish to directly control the measurement process. Use of the Auto Arm mode

is generally in those cases where you wish to observe continuous updates of the operation of your circuit. To avoid possible errors in a recording, always return the instrument to Manual Arm, RDY state, before changing any record parameters. If the instrument is in some other state, this can be accomplished by pressing switch 16 down a second time.

The Arm function also controls the Compare mode of the instrument. This is a mode in which you can store in a reference memory a sequence of events from your system. This may be, for instance, a correct sequence of events against which you wish to compare an incorrect sequence of events. Specifically, this could be a situation where you have a system that randomly malfunctions. By the nature of the malfunction, or symptoms of it, you can usually narrow down on a certain portion of the system program within which the malfunction occurs. This series of program steps can be recorded and stored in the Reference memory, B. The instrument can then be put into a mode where it will continually monitor that flow of program executions, make a measurement each time, and compare that captured data with the reference. Once it finds a difference between the two memories, it will halt on that occurrence and save the incorrect sequence of program steps. The instrument can do this in the automatic and unattended mode; therefore, you can allow it to monitor your system for any length of time and be sure that the malfunctioning sequence will be captured and displayed.

The manner in which the instrument does this is via the Compare mode. Figure 3.10 is a block diagram of the memory structure of the K100-D. The memory M receives the signal inputs at real time rates; M is the memory that operates at 100 MHz. Once the memory has been filled with data, this data is then automatically transferred to the A memory, and then will be displayed on the CRT.

In addition, you can manually transfer using the A→B key, the contents of A into memory B. By doing so, you have created in B a reference memory of up to 1024 program steps, against which the instrument will automatically compare the contents of A. Manual comparison between two subsequent measurements can also be compared.

The steps to follow for the use of this feature are as follows.

The use of the Auto Stop Compare mode depends upon measurements made with respect to some system clock (synchronous recording) and some specific trigger event. If the comparison is made with respect to data stored using the internal clock of the K100-D (asynchronous recording), a valid comparison cannot be made because of the asynchronous nature of the measurement; i.e., the two compare recordings can differ by one clock period, thus making comparisons invalid.



Figure 3.10. Record (M) and display/compare (A and B) memory structure inside the K100-D.

1. Select from your system operation a sequence of events that you will use as a reference, and record this sequence in the instrument. Use manual Arm mode, rather than Auto, at this point.

2. Transfer the contents of the A memory into memory B by using the blue key A⟶B.

3. Call up Auto Stop mode by using the blue key AUTO STOP. The Arm mode parameter field will change from MANUAL to AUTO.

4. Select the condition for comparison, either A=B (black key) or A≠B (white key). Arm mode field will now read AUTO STOP, A=B or A≠B.

You have control of the interval over which the comparison will be made, in addition to the width of the word compared. You can place the Cursor and Reference anywhere within the 1024 word memory to specify a sequence of memory locations for comparison. For instance, in Figure 3.8 if you invoke the limits on the comparison, the actual comparison interval between the two memories would be memory locations 491 through 509 inclusive.

To control the width of the word to be compared, use the decimal point as explained under item 5, SEQUENCE/POLARITY. Thus, if you enter

FEDC BA98. 7654 3210

the K100-D will display and compare only channels F through 8 in A and B memories, but will trigger from all 16 channels.

If you enter

FEDC BA98.

where channels 7 through 0 are deleted by using the SPACE key, these deleted channels will not be displayed, nor be compared, nor contribute to the combinational trigger word.

To tell the K100-D to observe the limits imposed by the Cursor and Reference positions in the Status display mode, after specifying Auto Stop, A=B or A≠B, press the blue key (LIMITS). The display will now read AUTO STOP <A=B> .

5. Without changing any recording parameter fields, press switch 16 up. This initiates the sequence of making a measurement and then comparing that measurement with the stored reference. When the unit is in the Auto Stop mode, it will not update the display memory until it finds a block of data that meets the selected condition. At that point, the A memory will be updated with the just trapped and compared data. This allows the unit to detect triggers at rates up to about 8 per second.

6. The Status byte in the lower left corner, entry 18, will be blinking through its routine. When the instrument display is a steady RDY indication, it means that the selected condition has been met. The unit is now standing by with information in the A memory that compares, or does not compare, with the reference.

To view the two memories, press the blue key DATA and the blue key A/B. Now the instrument will alternately display the information from the A and B memories. By moving the Cursor through the memory, you may view those selected portions.

To initiate another round of comparisons, merely press switch 16 up. This will cause the instrument to go through measurement and compare cycles until the selected condition is met. Before initiating the Auto Stop cycle again, place the instrument back into the Status Display mode so that you can achieve the maximum throughput rate.

AUTO STOP RECORD RATES

When C is set at memory location 0 and R at 999, the Auto Stop cycle takes approximately 120 ms, assuming a record clock period of 10 ns. When C and R are both set to the

same memory location during Compare with limits, the cycle takes approximately 100 ms.

When comparing a full memory, the unit will be unable to respond to each trigger event unless it occurs at an interval greater than 120 ms.

Note that when in the Auto Stop mode, the unit will repeat the cycle until the comparison condition is met (A = B or A ≠ B). It will not update the display until the condition is met.

(17) FILTER

This parameter field is selected by pressing switch 9 up. Any number between 1 and E (14) may be entered in this field. The K100-D will then test any input bit patterns that match the specified Enable and Trigger events. Any bit pattern must match for a minimum of record clock sample periods. For instance, if you enter the number 5, the K100-D will test the Enable and Trigger events to insure that these events are valid for a minimum of 5 clock periods. On the Time or Data displays, notice that the Trigger event is labeled not at the first period that it matches the trigger combination, but after the number of clock periods specified by the trigger filter.

The filter will always reject events when the event time duration T meets the following: $T \leq (F-1)$ (CLK INTERVAL) -3 ns, where F = Filter setting. The Filter will always accept events that meet the following: $T \geq F$ (CLK INTERVAL) +4 ns.

(18) RDY, CK?, EN?, TG?, DLY, BSY

The Status byte is displayed in the lower left-hand corner of the Status, Time and Data Domain displays. Below is a tabulation of the meaning of each one of these bytes, in the order in which they are displayed. Refer to Figure 3.3.

RDY — The unit is ready for an Arm event. The only time you will see this displayed is when you are in manual Arm mode. If you have Armed the instrument and wish to get it back into a ready for arm status, press switch 16 down a second time. This will cancel the measurement that you called for. As mentioned earlier, all changes to record parameters should be made from the RDY state to avoid erroneous recordings.

CK? — When you are operating the instrument with an external clock from your system, and the clock is very slow or not active in your system (or the clock qualifier bit is in the opposite state of that specified) the instrument will respond by asking for a clock. This will occur only when trigger holdoff is operational.

Trigger holdoff can be locked out. See Figure 3.2.

When you are operating on internal clock, and this message is displayed, it means that the instrument is executing a trigger holdoff and is flushing its memory of any old data that exists. During this time it will not recognize Enable or Trigger events. The clearing of the record memory occurs at the record clock rate, so that if you're operating at clock intervals considerably shorter than 1 ms, you will not see this message.

CK? will only be displayed under the above conditions. It will NOT be seen after the trigger holdoff period if the clock is halted.

EN? — The unit is waiting to receive or detect an Enable event. If you have it programmed for a combinational Enable event, it means that the instrument has not yet detected it. If you have it programmed for manual, it is asking you to press down switch 7.

TG? — The unit is waiting for a Trigger event. It has not yet detected it or is waiting for you to manually trigger it via switch 9.

DLY The unit is counting down the trigger delay, either in terms of clock periods or trigger events. When delay is no longer displayed, it means that the recording has been completed, and the following message will appear.

BSY The unit has completed the measurement and is now updating its display memory. The unit will not record any information during this period of time.

(19) Input A, Input B

These connectors are labeled so that you can match up the labeled probe assemblies to the proper connector. The only difference between the two probe assemblies supplied is the shrink sleeve label at the end of each probe wire. Otherwise, the probe assemblies are identical.

⚠

The probe assembly inputs are rated 50 VDC maximum.

Figure 3.11 shows a representative probe podlet along with its supplied accessories: one each red and black short flying leads, and two spring loaded hook tips. The BNC adapter shown is an accessory available from the factory. This BNC adapter allows for easy conversion of any probe podlet to a female BNC for convenient connection of the Model 10-TC Probe Pod. This pod may be used for extending the combinational Trigger word (or Enable word) out to the maximum of 36 bits.



Figure 3.11. Channel F probe podlet. The flying leads and spring loaded hook tip are supplied with the instrument, along with the probe assemblies. The BNC adapter shown is an accessory.

Each 10-TC can detect up to a 10-bit word. By connecting two 10-TCs to Q1 and Q2 respectively, you are then able to AND together the 16 bits of the trigger word with the two qualifier inputs, which gives you a total of 36 bits for a trigger. The trigger output on the 10-TC is via coax cable and a BNC connector. Thus, the adapter shown provides an interface between the trigger qualifier input and the trigger output cable of the 10-TC. In like manner, you can expand the clock qualifier CQ. Thus, you can qualify an external clock with up to 10 bits from your system.

PROBE INPUTS

Each probe assembly consists of 10 podlets; each podlet contains a hybrid active circuit. All 20 podlets are identical electrically. Each podlet provides a 1 MΩ , 5 pF input impedance provided by the buffering amplifier in the hybrid circuit. The hybrid also provides threshold detection, and converts this discriminated signal to a differential ECL signal, which drives the flat ribbon cable back to the instrument. Thus, your system only sees the input circuitry of the podlet, and not the flat ribbon cable.

⚠

Each input has a voltage rating of 50 VDC maximum.

The length of the short flexible leads has been selected for a maximum length that will not degrade the high performance of the instrument. Attaching flexible leads of a length longer than those supplied will cause degradation in performance. However, if you wish to use flexible leads of a length longer than that supplied, you may purchase from the factory a connector kit containing both connectors used on the flexible wire. From this you may fabricate any special wire lead assemblies that you desire for connection to your system.

Notice that the female socket that mates with the spring loaded hook tip kit is designed to mate with a 0.025 inch square post. Even though these female connectors were chosen

for their rugged design, damage may result in forcing them over posts of larger size. The result will be that if you subsequently mate this socket to the hook tip, the integrity of the connection will be lost. This is an Augat receptacle, part number LSG-2BG2-1.

The female connector at the other end of the wire lead is a snap fit into the male pin recessed into the podlet. This means interconnection to your system is a very good compromise between ruggedness and miniaturization. This is an AMP receptacle, part number 60789-3.

Available also from the factory is a repair kit for each individual podlet, in case of physical damage to the active circuitry. For details on any of the above mentioned accessories, please contact us at the factory or your local Biomation representative.

EXTERNAL CLOCK AND CLOCK QUALIFIER INPUTS

The K100-D can accept your system clock at rates between DC and 70 MHz. The minimum clock pulse width shall be 5 ns. The setup time requires that the data be present and settled out 2 ns before the active clock edge. Likewise, the hold time requires that the data must stay settled for 2 ns after the active clock edge.

When you input a qualifier signal on CQ, it must go TRUE a minimum of 12 ns before the clock goes TRUE, and go FALSE a minimum of 1 ns after the clock goes TRUE. Also, the qualifier must go FALSE a minimum of 10 ns before the clock goes FALSE. See Figure 3.12.

These timing requirements are necessary to ensure that no false clocks are generated due to signal edge overlap. The requirements are such as to limit the qualified clock rate to a maximum of approximately 40 MHz.

(20) M→A

During normal K100-D operation, the unit completes a measurement, transfers the data from the record (M) memory to the display memory (A), and puts the data on the CRT. A complete measurement requires that a record clock be present for the duration of the measurement, including Enable, Trigger, and Trigger delay. See Figures 3.3 and 3.10.



Figure 3.12. To qualify clock pulse 2, the minimum timing requirements for the qualifier are as shown.

In some cases when using an external clock, the clock may cease activity before the measurement has been completed. This may be due to a normal system function or a failure. When this occurs, the data existing in M may still be of interest for analysis.

The M→A key allows you to transfer the contents of M into A for display. You can record a short burst of data, press M→A, and view it. You can record and display a second burst in the same fashion. The second burst will be displayed following the first, provided the total number of clocks received during the two bursts is less than 1024. This preserves all of both bursts in memory.

3.3 Rear Panel Inputs and Outputs

Refer to Figure 3.1 while reviewing this section.

(1) TRIG OUT

This signal is TTL active high. It goes low as soon as the instrument detects the trigger event selected. The signal stays low for the entire period of time that the trigger event is valid. This signal is synchronous with the input data.

ADDENDUM FOR (1) TRIG OUT

This output is useful for synchronizing other instruments, such as a scope or other logic analyzer, with the occurrence of the defined trigger event. Please note the following:

1. TRIG OUT exhibits a nominal delay of 45 ns between input of the trigger word at the probe tips, and output at the rear panel BNC.

2. When the K100-D is in the RDY state (see item 18), TRIG OUT occurs each time the trigger word occurs. During display update, or during comparison in the Auto Stop mode, TRIG OUT does not occur.

(2) SPARE BNC CONNECTORS

(3) VIDEO OUT

This is a composite video output with an amplitude of 1 V peak-to-peak into a 75 Ω load. With this output you can drive a large raster scan CRT display for viewing by several people.

Note that the video output is such that it causes full scan on a video monitor. Since many video monitors overscan by approximately 10%, you will lose the outside edges of the K100-D display unless your monitor can be adjusted to just scan the screen area with no overscan.

(4) ±5 V CONNECTORS

These outputs provide power for two 10-TC probe pods, or for various signal input adapters. Minimum available power is +5 V at 1.1 A, -5.2 V at 0.3 A.

(5) DIGITAL INTERFACE CONNECTOR

This connector is used for digital I/O in the IEEE 488-1975 format, if the instrument is so equipped.

Refer to the appropriate operating manual supplement that describes this digital interface and the I/O software.

(6) LINE VOLTAGE SELECTOR, (7) FUSE

The K100-D may be used on a wide range of power line voltages at frequencies of 50 or 60 Hz nominal. The rear panel contains a fuse holder and a pair of slide switches for selection of nominal power line voltages. Table 3.1 shows these voltages, switch positions, and fuse selection required for that power line voltage. The selected switch positions are referred to as left and right when viewed facing the rear panel.

Table 3.1

Range (+10%)	Selector Switch Positions	Fuse-Amp (Slow Blow 3AG)
100	Both in	5
120	Left in, right out	5
220	Left out, right in	2.5
240	Left out, right out	2.5

Figure 2.2 shows the placement of a jumper on the MPU PC board for 50 Hz operation of the display. You may have to adjust the horizontal oscillator frquency control, R2, for 50 Hz operation. See Section V for display control layout.

(8) POWER INPUT CONNECTOR

Connect the line cord to this connector, using a three-wire grounding type plug for connection to line power.

3.4 Set-up Procedure and Operation

The purpose of this section is to offer the K100-D user several operating examples that he may duplicate in his facility. The examples are designed to increase user understanding and familiarity with the K100-D. The examples highlight recording in the self-programmed mode (default); recording using a 50 ns clock period; recording with 200 words of pretrigger and 800 words of post-trigger

information; and recording with a user-selected event delay of four.

The data source selected for the following examples is a pulse generator that has a manual, single pulse output mode. The high and low levels of the pulse output should be adjusted for TTL compatibility. A "1" = 2.4 V and a "0" = 0.4 V. The width of the pulse should be 1.0 μs. Again the generator should be in the manual, single pulse output mode.

3.4.1 Self-Programmed Recording

The K100-D has a self-programmed mode of operation that was designed to enhance its self-teaching ability. This first recording will be made with all the status parameters programmed exactly as they are immediately after power up. Turn the power off, wait 1 minute and turn the power back on. The K100-D's status display will look exactly like the one shown in Figure 3.1.

Connect the signal generator's output and ground to their corresponding points on probe zero of the K100-D. The status display indicates that this recording will be at the K100-D's maximum recording rate and that half of the unit's memory will be allocated to pretrigger and the other half to post-trigger recording. The Enable and Trigger channel are zero; however, the Enable word has been defeated by being placed in the auto mode. All thresholds have been set at TTL, which is compatible with the signal generator's output. The Arm mode is auto, but becomes manual the first time the K100-D is manually Armed.

Manually Arm the K100-D and the unit begins recording. Note that the record status (lower left corner of the CRT) reads TG?, indicating the trigger word has not been detected. Manually pulse the generator. The record status indicator will read RDY. Press the blue TIMING button in the Display button group. The timing display will be exactly like Figure 3.13.

In this recording it is important to note that the trigger point is exactly in the center of the memory as dictated by the



Figure 3.13. A self-programmed recording by the K100-D of a 1 μs pulse.

delay of 500 clocks, and the 1 μs pulse has been sampled 100 times as a result of the high clock rate (100 MHz or 10 ns/sample) of the K100-D.

The number of times that the K100-D has sampled the pulse can be determined by moving the C Cursor to the rising edge of the pulse and the reference cursor to the right edge of the pulse. The word difference and time difference between the two cursors is found at the lower right corner of the display, R-C. The number in front of the parenthesis represents the number of memory cells the 1 μs pulse occupies. The number inside the parenthesis is the period of the pulse. These numbers should be +100 and 1.0 μs, respectively, contingent upon how accurately the period of the generator pulse was set.

Please recall that all logic analyzers are sampling devices and this was an asynchronous recording. That is, the logic analyzer's sampling clock has no fixed phase relationship to the pulse output. If this example recording is repeated several times, a ± 1 word variation will be noted in the word difference indicator. The time difference indicator will also reflect this variation. These variations are inherent in asynchronous recordings.

3.4.2 A User Programmed Recording Using a 50 ns Clock

To program the K100-D's clock for the next recording, the following keystrokes are necessary.

STATUS CLOCK



50 NSEC

The new status, STATUS W, will look exactly like Figure 3.14.



Figure 3.14. Status W reflects the fact that the clock period has been changed to 50 ns.

Manually arm the K100-D; the record status will read TQ? Manually pulse the generator. The record status indicator will read RDY. Depress the blue TIMING button. Your display will be a duplicate of Figure 3.15. Note the left and right cursors in this figure reflect the suggested pulse measurement of the previous example.

Note that the pulse period appears shorter even though the pulse is the same period. The changing of the clock sample period has increased the amount of time recorded and displayed on the CRT by a factor of 5. This dwarfs the 1 µs pulse. Using the K100-D's cursors, horizontal expansion and word difference/time difference



Figure 3.15. A 1 µs pulse recorded using a 50 ns clock period.

indicators, verify that the pulse's period is 1 µs. Remember that when operating in a horizontal expansion of X5, X10, or X20, the data to the right of the C cursor is expanded. Figure 3.16 measures the 1 µs pulse using a X20 horizontal expansion.



Figure 3.16. This 1 µs pulse is being measured using both cursors and a horizontal expansion of X20.

3.4.3 A User Programmed Recording With 200 Words of Pretrigger and 800 Words of Post-Trigger Data

To make a recording with the memory allocations indicated in the title, the followin

keystrokes are necessary.

STATUS DELAY

Arm the K100-D and manually pulse the generator. After pressing the TIMING button the display should look exactly like Figure 3.17 when viewed with a X1 horizontal expansion.



Figure 3.17. This figure demonstrates a recording where 200 words of Pretrigger and 800 words of post-trigger information have been saved.

Note that Delay positions the K100-D's 1024 word recording relative to the Trigger. In the first two examples, the Delay was set for 500 words resulting in half of memory being allocated to pretrigger and the other half to post-trigger recording. This last example has changed the memory allocation to 20% pretrigger and 80% post trigger.

This information may be viewed in the data domain by pressing the DATA button, then the BIN button. This will give you a Binary display of the recorded information. To view channel zero changing from a logic "0" to "1", address the C cursor to memory position 199 as follows.

SPECIFY LEFT CURSOR



Moving the cursor has allowed the user to view channel 0 changing to a logic "1" at K100-D memory cell 200.

Figure 3.18 illustrates the resultant CRT display. Other decode formats may be used by depressing the desired decode base buttons to the left of the DATA button.



Figure 3.18 A BINARY decode of the data recorded at the trigger point.

3.4.4 A User Programmable Recording with an Event Delay of Four

To program the K100-D for a four event delay recording, the following changes to the status must be made. Make these changes with the following keystrokes. Please pay special attention to the DELAY switch manipulations; this will change the K100-D from Clock to Event delay.

STATUS DELAY DELAY



The K100-D is now programmed for a event delay recording of 4. Recall that the K100-D's formula for event delay is N (user selectable) +1. The K100-D adds 1 event of static delay in addition to the user-selected amount, giving an event delay of four.

Manually ARM the K100-D and manually pulse the signal generator four times. The K100-D will record the data about the fourth occurrence of the "0" to "1" trigger on channel 0. The exact data recording allocation about the fourth trigger is:

500 words of pretrigger information, and

523 words of post-trigger information including the trigger word.

The fourth trigger will be in memory cell 501. This can be verified by pressing the DATA button and moving the C cursor to the 500 memory cell. See Figure 3.19.



Figure 3.19. This Event delay recording of four allows the user to view 500 words of pretrigger and 523 words of post-trigger information.

User-generated variations on the examples given will further your understanding of the K100-D.

SECTION IV

PRINCIPLES OF OPERATION

4.1 Introduction

This section is divided into two parts. The first part gives a block diagram description of the instrument, and the second part gives a detailed treatment of the theory of circuit operations.

4.2 Basic General Description

Figure 4.1 is a block diagram of the Model K100-D. The blocks are arranged in their approximate physical locations as viewed from the top.

Each block in Figure 4.1 will be described briefly to indicate the functions performed. Then, each block will be described in greater detail in subsequent sections.

4.2.1 MPU PWB

6800 microprocessor.

ROM program storage (up to 24K bytes).

RAM for processor use (32K bytes).

Crystal-controlled processor clock generation and dynamic RAM timing generation.

CRT controller using "split-phase memory access" and "dot-mapped" display.

Strappable-50 Hz or 60 Hz CRT frame rate.

Automatically refreshes dynamic RAM.

Keyboard scanning interrupt (50 Hz or 60 Hz).

Provides separate signals for VIDEO, HORIZ.SYNC, and VERT.SYNC.

Provides COMPOSITE VIDEO for external use.

I/O device address decoding on MPU board. (Allows simple I/O device decoder)
Memory mapped I/O.

Buffers Address Bus and Data Bus (Bi-Directional) for system use.

MPU self diagnostics.

4.2.2 Front End

Differential Line Receivers for all 20 input probes.

Clock selection (INT/EXT) and distribution.
Up to 100-MHZ clock rate; provides Clock to Record Control Logic.
Input sampling circuitry (sample/latch mode).
Sixteen data inputs and two qualifiers.

Combination Detector Logic
Sixteen data and Two qualifiers
"1", "0", or "X" selection.
} Trigger*, Enable*, Scope Sync*

*Passes these signals to Record Control Logic.

Completely controlled by the MPU.
Clock selection.
Sample/latch control.
Combination selections.
High-speed memory diagnostic.
Diagnostic logic to allow MPU data input to high-speed memory.

Differential line drivers for data to high speed memory.

4.2.3 High-Speed Memory

100-MHZ recording rate.

1024 words x 16 bits/word.

Partitioned into two identical boards, where each provides 1024 words x 8 bits/word.

Differential line receivers for data from Front End.

Data is transferred to the MPU for display processing.



Figure 4.1 Block Diagram of K100-D

4.2.4 Record Control Logic

Completely controlled by MPU.

Time Base generates 10 ns to 50 ms sample rates in 1, 2, 5 sequence; sends to Front End for clock selection and distribution.

Record cycles are always initiated by the MPU and may be terminated by the MPU.

Provides "Trigger-Hold-Off" logic.

Provides Transition Detection Logic and Digital Filtering Logic for both Enable and Trigger signals from the Front End board.

Trigger Delay counter determines the "END OF RECORD" as specified by the MPU. May be N clocks after trigger or may be 500 clocks after the Nth Trigger event.

Provides clock and control signals to the High-Speed Memory boards (2).

Provides "RECORD CONTROL STATUS" information to the MPU.

Switches allow user selection of power-up initialization conditions for threshold selection TTL/ECL (on all inputs), clock selection INT/EXT $\int$, and trigger hold-off ON/OFF.

4.2.5 Threshold/GPIB

Completely controlled by MPU as memory mapped I/O.

GPIB circuitry was never utilized on this board (refer to 0112-1040).

Generates threshold levels-

TTL +1.4 nominal *
ECL -1.3 nominal *

*both are internally adjustable from -2.0 V to +2.0 V.

VAR A **
VAR B **

**MPU programmed D/A converters that provide outputs from -6.40 V to +6.35 V in 0.05 V steps.

Selects any one of the four threshold levels to be provided to each of the twenty input probes.

4.2.6 CRT Display

7 in. CRT (Diagonal measure).

Viewing area (3/8 in. x 5.0 in.).

Raster scan type display.

Requires +15 VDC at 1 A.

TTL inputs for Video, Horiz.Sync, and Vertical Sync.

4.2.7 Front Panel and Keyboard

Interfaces to the MPU address (3 LSBs only) and Data Bus.

Completely controlled by MPU.

Scanning is done by the MPU with memory mapped I/O.

(Scan rate is 60 Hz or 50 Hz).

Forty-seven keys on keyboard plus eight momentary switches on the front panel.

Two LEDs {"Power on" / "Error"} under MPU control.

Connectors for the input probes provide separation of (power, ground, thresholds) and (input signals) and connectors to route them to their destination.

Circuitry for detection of special input adapter probes. (E.g., K100-D/32, 32-channel adapter.)

4.2.8 Probes

Unique hybrid design gets active circuitry close to the input signal source (3 in. normally). Reduces loading effects.

Hybrid contains--

FET input buffer (allows 1 MΩ input impedance).

Threshold Detector (±10 V range).

ECL differential line driver.

Signal ground isolation from power ground.

Removable input wires allow flexibility.

4.2.9 Unregulated Supply

Provides for input line voltage selections of 100 V, 120 V, 220 V, 240 V nominal ±10%.

Provides 120 V ±10% for the fan.

Has fuse and RFI filter unit.

Provides four unregulated DC voltages.

+7 V min./+10 V max. for +5 V reg.
-7 V min./-10V max. for -5.2 V and -2.0 V reg.
+17 V min./+25 V max. for +15 V and +12 V reg.
-17 V min./-25 V max. for -12 V reg.

4.2.10 Regulator

Voltage reference (early boards)

+5 V reg.
-5.2 V reg.
-2.0 V

Overvoltage protection.

Current limit circuit (+5 and -5.2).

+15, +12, -12 V three terminal regulators.

4.3 Detailed Description

4.3.1 MPU and Address Decoding (Refer to Figure 4.2A)

The MPU board is a complete microcomputer. It includes the MPU (6800), 32K bytes of dynamic RAM (Random Access Memory), 24K bytes of ROM (Read Only Memory), the CRT display controller, Input/Output address decoding, keyboard scan interrupt logic, and timing generation for the MPU and the CRT controller.

The MPU is a standard 6800 and is operated at a 1-MHZ clock rate. The 16 address lines are buffered by 74LS244s (at locations B11 and D13) and are terminated by 220/330 Ω thevinin terminations (at locations D14 and C11). The eight data lines are buffered by 74LS244s (at locations E9 and E10) and are terminated by 220/330 Ω thevinin terminations (at location D5).

The addresses are decoded into 16K byte pages and separated for Read or write by a 74LS138 (at location E8). The pages are used as shown in Table 4.1.

Table 4.1

Page	Hex Addresses	
0	0-3FFF	RAM (used by MPU and CRT)
1	4000-7FFF	RAM (used by MPU only)
2	8000-BFFF	I/O and ROM
3	C000-FFFF	ROM only

This address decoder is enabled by the signals VMA (Valid Memory Address) and Ø2 (phase two) to ensure that the decoder outputs are always valid and glitch free. The page 0 and 1 write outputs of this decoder directly drive the WE (write enable) lines of the RAMs and the read outputs enable the buffers that read the data from the RAMs to the DATA Bus. The page 2 read output is gated with address A13 so that the first half of this page (i.e., when A13 is low) enables the I/O address decoders and the second half of this page (A13 high) enables the address decoder for the first four ROMs (ROM 0,1,2,3). The page 3 read output enables the address decoder for the other eight ROMs (ROM 4 through ROM B).

The ROM address decoder consists of two 74LS244s (at locations B10 and D8), and it decodes an enable signal for each of the 13 ROMs. The ROM address lines and the ROM data output lines are buffered to reduce loading on the bus and to increase the output drive capability of the ROMs.

The I/O address decoders provide a Read Enable (RE) and a Write Enable (WE) signal for each I/O device. This simplifies the interface circuitry required on each I/O device. This decoder provides signals listed in Table 4.2.

Table 4.2

Hex Address	Signal Name	Description
8000-83FF	RRE1	Ram Read Enable 1 (used for CH 0-7 high speed RAM)



Figure 4.2A Block Diagram of MPU Board

Hex Address	Signal Name	Description
	RWE1	Ram Write Enable 1 (not used)
8400-	RRE2	Ram Read Enable 2 (used for CH 8-F high speed RAM)
	RWE2	Ram Write Enable 2 (not used)
8800-	CRE	Control Read Enable (reads status of record control)
	CWE	Control Write Enable (control words for record control board)
8C00-	FERE	(not used)
	FEWE	Front End Write Enable (trigger/enable/clock select/sample)
9000-	GPRE	GPIB Read Enable*
	GPWE	GPIB Write Enable* *not used.
9400-	FPRE	Front Panel Read Enable (keyboard scanning)
	FPWE	Front Panel Write Enable (error lite)
9800-	-	not used
	-	not used
9C00-9FFF	-	not used
	-	not used

Each I/O device is decoded as a 1K byte page even though no more than 16 bytes are used by any I/O device. This is done to make the decoding simpler. The read enable signals are enabled by the Ø2 clock and they are used by the I/O devices to enable 74LS244 buffers that place the data onto the DATA BUS.

The Write Enable signals are enabled by a special clock CP2P, which clocks 50 ns before the end of Ø2. This allows for prop. delay in the Write Enable decoder and in the I/O devices. The rising edge of these signals are used to transfer the data from the DATA BUS to holding registers in the I/O devices.

4.3.2 RAM (Refer to Figure 4.2B)

The dynamic RAM uses sixteen 16K x 1-bit dynamic RAM ICs of the 4116 type. Locations B1 through B8 are addressed as page 0 (add 0-3FFF) and locations C1 through C8 are addressed as page 1 (addresses 4000-7FFF). The dynamic RAMs are run with a 500 ns READ/WRITE cycle. The RAM is organized as a two port split-phase memory system that allows transparent DMA access for the CRT controller. The MPU and the CRT controller are synchronized in such a way that the RAM performs two complete Read/Write cycles every 1 µs. The first cycle occurs during Ø1 and is used by the CRT controller to read the display data. The second cycle occurs during Ø2 and may be used by the MPU to either Read data (from the RAM to the MPU) or Write data (from MPU to RAM).

Refer to Figure 4.2C for a detailed timing diagram of the RAM operation, the MPU clock generation, and the CRT data transfer.

The RAM operation is as follows:

1. Arbitrarily define T=0 at the trailing edge of Ø2 at T=0. The CRT row address (bits 0-6) is gated to the RAM address pins and RAS is already high.
2. At T=50 ns, CAS is brought high completing the previous cycle.
3. At T=100 ns, RAS is brought low; transferring the row address into the RAM chips.
4. At T=150 ns, the CRT row address is removed and the CRT column address (bits 7-13) is gated to the RAM.
5. At T=200 ns, CAS is brought low; transferring the column address into the RAM chips.
6. At T=400 ns, RAS is brought high and the CRT column address is removed.
7. At T=500 ns, the RAM output data is transferred into the CRT data shift register (location D7). Also, at T=450 ns, the MPU row address (A0-AG) is gated to the RAM inputs for the next RAM cycle.



Figure 4.2B Block Diagram of RAM



Figure 4.2C Timing Diagram of RAM Operation

8. At T=550 ns, CAS is brought high completing the first RAM cycle; also, if the MPU is doing a write cycle, the WE line will be brought low.
9. At T=600 ns, RAS is brought low; transferring the MPU row address into the RAM chips.
10. At T=650 ns, the MPU row address is removed and the MPU column address is gated to the RAM inputs.
11. At T=700 ns, CAS is brought low; transferring the MPU column address into the RAM chips.
12. At T=900 ns, RAS is brought high.
13. At T=1000 ns, the RAM data is transferred to the MPU if the MPU is doing a read cycle. Or, at T=1000 ns, WE is brought high if the MPU is doing a write cycle.
14. At T=1050 ns, CAS is brought high completing the second RAM cycle. Also, at T=1000 ns, the CRT row address is gated to the RAM inputs for the next RAM cycle.

The RAM is automatically refreshed for the row addressed by each cycle. And, because the CRT controller increments its address every 1 µs, all of the row addresses will be accessed approximately every 128 µs.

4.3.3 MPU Clock Generation

The MPU clock generation makes both Ø1 and Ø2 450 ns wide and provides 50 ns between them on both edges. To meet the 6800 specified logic levels for Ø1 and Ø2, a special driver circuit is made by paralleling six CMOS inverters for each clock phase (locations C9 and C10).

4.3.4 CRT Data Transfer

The CRT data transfer cycle operates as follows:

1. The trailing edge of Ø1 is used to clock everything in the CRT controller except for the data shift register (the signal is called CRT CLK).
2. The RAM data is loaded into the shift register (location D7) 25 ns before the trailing edge of Ø1. At this time data bit 7 from the RAM is presented at the output of the shift register.
3. The signal SHIFT CLK is generated by a 74S65 (location F3) to provide a clock edge every 125 ns. This clock shifts the data in the shift register eight times for each data byte from the RAM. Presenting the data bits in sequence 7/6/5/4/3/2/1/0.
4. A video gating pulse is generated by a 74LS123 (location E11) and blanks the video for appoximately 50 ns immediately following each SHIFT CLK. This prevents display of erroneous data during the propagation time of the ICs and it also creates the video "DOT" for each data point on the CRT.
5. The CRT video is the combination of the serial RAM data from the shift register and the three blanking signals (video gate, horizontal blanking, and vertical blanking).

4.3.5 CRT Controller

The CRT controller is shown in the block diagram of Figure 4.2D and in the schematic in Section VIII, Figure 8.11 (sheet 3). The desired CRT Display pattern is computed by the MPU and stored in the RAM as a complete "DOT MAP"; i.e., every "dot" location of the CRT is represented by a bit in the RAM ("1"=white, "0"=black). A typical procedure for the MPU is:

1. The CRT display addresses are all set to zero (blanking the CRT).
2. The MPU converts each displayed character into a pattern of "1s" and "0s" and stores them in the proper locations in RAM.
3. The CRT controller continuously cycles through the RAM and transfers the information to the CRT. Each RAM byte is read from RAM and converted into a string of eight "DOTs" on the CRT.

The CRT controller generates a standard "RASTER SCAN" display format with data being presented as a series of horizontally scanned lines. Each horizontal line is presented starting at the left side and proceeding to the right side. The first horizontal line displayed is at the top and the last is at the bottom. Sync and blanking signals are generated per the standard.



Figure 4.2D Block Diagram of CRT Controller

4.3.5.1 Horizontal (Refer to Figure 4.3A)

Each horizontal scan line is 64 μs and presents 52 μs of video with 12 μs blanked and a 5 us sync pulse during the blank time. This horizontal sequence is generated by the circuitry as follows.

1. The 74LS161s (locations B14 and B15) run continuously and count from 0-63 repeatedly. Note that only 6 bits are used and that the two used bits are always set to "1s." The outputs of this 6-bit counter are referred to as the Horizontal Address.
2. The horizontal blanking pulse is generated by the 74LS112 (location B17) and goes true (i.e., blanked) at address 0 and false (unblanked) at address 12. Thus addresses 0 through 11 are blanked and addresses 12-63 are unblanked. Note that the data from the RAM is delayed by one clock when it is strobed into the data shift register. Thus the actual displayed data is from address 11 through address 62.
3. The horizontal sync pulse is generated by the 74LS112s (locations B17 and B18) and the 74LS11 (location B16) and goes true for addresses 1 through 5.
4. The horizontal scan is not affected by the position of the 50 Hz/60 Hz jumper.

4.3.5.2 Vertical (Refer to Figure 4.3B)

The vertical address is generated by two 74LS161s (locations C16 and C17) forming an 8-bit binary counter. This counter is controlled by the PROM (location D16) and the vertical sequence counter (74LS161 at location D15). The vertical sequence is generated as follows.

For 60 Hz operation,

1. assume the sequence counter is at zero (D15). The PROM will be addressed to 24 and its output should be 10_{hex} (refer to the table on sheet 3 of Figure 8.11).
2. when the vertical address counter reaches TC, then at the next line (TC from the horizontal address) the vertical address counter will be present to "10"$_{(hex)}$ and the vertical sequence counter will advance to 1. This begins the vertical unblanked display (which will last for 240 lines).
3. The vertical address counter will then continue to increment at the beginning of each horizontal line until it reaches TC (FF_{hex}). At the beginning of the next line, the vertical address counter will be preset to "FD" hex and the vertical sequence counter will advance to 2. This begins the blanked portion of the vertical sequence.
4. The sequence counter will remain at 2 for three lines (192 μs) and then advance to 3. This will initiate vertical sync and preset the address counter to "FD" again. Vertical sync will remain true for 3 lines (192 μs) until the counter again reaches TC ("FF").
5. the secquence counter will advance to 0 and the vertical address counter will be preset to "F1" hex. This state provides a vertical retrace delay of 15 lines (960 μs).
6. The process returns to step 1 above.

For 50 Hz operation:

The PROM values are changed so as to change the length of time spent in the sequence state as shown in Table 4.3.

Table 4.3

State	60 Hz	50 Hz	
0	15 lines	40 lines	Delay from sync to scan.
1	240 lines	240 lines	Scan (i.e., display).
2	3 lines	28 lines	Delay from scan to sync.
3	3 lines	3 lines	Sync pulse.

Note that the scan (display) and the vertical sync remain the same and the extra time is divided equally between the two delays. This keeps the display centered vertically.

The PROM values are determined by taking the desired length of the next state and subtracting it from 256 and converting the answer to hex.

PROM = (256 - length)



Figure 4.3A CRT Horizontal Timing


HORIZONTAL TC (B15-15)
VERTICAL ADDRESS
FB FC FD FE FF FD FE FF FD FE FF F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF 10 11 12 13 14 15 16
FOR 60 Hz
(D15-13)
(D15-14)
VERTICAL BLANK (E17-4)
VERTICAL SYNC (E17-10)
FOR 50 Hz
(D15-13)
FB FC FD FE FF E3 4 5 6 7 8 9 B C D E EF FO 1 2 3 4 5 6 7 8 9 A B C D E FF FD FE FF DB 9 A B C D E F EO 1 2 3 4 5 6 E7
17 LINES
F9 A B C D E FF 10 11 12 13 14 15
(D15-14)
VERTICAL BLANK (E17-4)
VERTICAL SYNC (E17-10)
FOR 60 Hz
64 µs PER HORIZONTAL LINE
21 LINES BLANKED
240 LINES DISPLAYED
3 LINES DELAY
3 LINES VERTICAL SYNC
15 LINES DELAY
261 LINES TOTAL
× 64 µs
16,704 µs → 59.74 Hz
FOR 50 Hz
71 LINES BLANKED
240 LINES DISPLAYED
28 LINES DELAY
3 LINES VERTICAL SYNC
40 LINES DELAY
311 LINES TOTAL
× 64 µs
19,904 µs → 50.24 Hz

Figure 4.3B CRT Vertical Timing

For example:

PROM (state 0)=(256-length of state 1)
=(256-240)
=(16)
=10 hex

The correct PROM values are shown in Table 4.4

Table 4.4

State	Prom Addr. (dec.)	Prom Data (hex)	Delay # of lines	
0*	16 (20)	10	240	
1*	17 (21)	E4	28	
2*	18 (22)	FD	3	total 311 lines
3*	19 (23)	D8	40	
0**	24 (28)	10	240	
1**	25 (29)	FD	3	
2**	26 (30)	FD	3	total 261 lines
3**	27 (31)	F1	15	

* 50 Hz
** 60 Hz

Note that the values are repeated twice for each state. This is because the third output of the vertical sequence counter is connected to the PROM address input to allow for the possibility of generating an "interlaced" raster scan display. If interlaced scan were desired, then pin 14 of the PROM (location D16) would be jumpered to ground and another set of values would be programmed into the first 16 locations of the PROM. The interlaced scan technique was evaluated for the K100-D and was found to have an undesirable flutter effect. Therefore, the first half of the PROM is left unprogrammed and the third bit of the counter is not used.

Note that the PROM table given on sheet 3 of Figure 8.11 may be in error. The specification drawing for the PROM (P/N 0112-0064) gives the correct values.

4.3.5.3 CRT RAM Addressing (Refer to Figure 4.3C)

The CRT address that is presented to the RAM is formed by combining the horizontal address and the vertical address as shown in Table 4.5.

Table 4.5

	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RAM address	13	12	11	10	9	8	7	6	5	4	3	2	1	0
6-bit horizontal address									5	4	3	2	1	0
8-bit vertical address	13	12	11	10	9	8	7	6						
RAM row address								6	5	4	3	2	1	0
RAM column address	13	12	11	10	9	8	7							

The RAM address may be calculated from the vertical address and the horizontal address by the following formula.

RAM address (decimal)=Horiz.Add + (Vertical Add x 64)

or

RAM address (hex)=Horiz.Add(hex) + (Vertical Add (hex) x 40 (hex))

The first displayed dot of each horizontal line is bit 7 of Horiz. Add 11 and the last displayed dot is bit 0 of Horiz. Add 62.

The first displayed line is Vertical Add=16 (or 10 hex) and the last line is Vertical Add = 255 (or FF hex)

Thus the first dot of a raster is

RAM add (first dot)=B_{hex} + (10_{hex} x 40_{hex})=40B(hex) bit 7

RAM add (last dot)=$3E_{hex}$+(FF_{hex} x 40_{hex})=3FFE(hex) bit 0



Figure 4.3C CRT RAM Addressing

4.4 Front End

The Front-End board provides the input probe line receivers, input sampling, combination detectors, and clock selection. Figure 4.4 is a block diagram of the Front-End board.

4.4.1 Input Probe Line Receivers

The input probes (discussed in detail later) provide a differential ECL signal. These signals are received on the Front-End board by differential line receivers (10216 type). There are 20 input signals; 16 data, two trigger qualifiers, one clock qualifier, and one external clock.

4.4.2 Input Sampling

The input sampling circuit (for channel 0 only) is shown in Figure 4.5. Note that all termination resistors are omitted. This circuit can operate in either "sample" or "latch" mode as controlled by the MPU.

For "Sample" mode, the signal from 5B-4 (CH 0 Sample mode) is HI and this forces 1C-3 and 1C-2 low and enables the 10130 (1E) such that the output (1E-2) follows the input (1E-7). The 10231 (1H) then samples the input data each time it is clocked.

For "Latch" mode, the signal from 5B-4 is LOW and this allows the 10130 to operate as a latch. The D input (1E-7) of the 10130 no longer has any effect on the output. The outputs now are determined by the signals at the direct set (1E-5) and the direct reset (1E-4) input as follows:

1. Assume 1E-2 and 1H-2 are HI to start.

2. The input 1C-5 is high and 1C-3 is held low. Thus, no signal can be applied to 1E-5 as long as 1H-2 is HI.

3. The input 1C-9 is low, allowing any low input signal to reset the latch (by placing a high on the direct reset (1E-4)).

4. The latch remains in this state regardless of any other activity on the input signal (thus it is referred to as "latched").

5. At the next clock the 10231 goes to a low (on 1H-2) and

6. the latch is enabled to respond to a high input signal only.

7. If, at any time, the input signal goes high, signal 1A-14 goes low and 1C-3 goes high and sets the latch to a high for the next clock.

4.4.3 Combination Detectors

There are three combination detectors; asynchronous trigger, synchronous trigger, and enable. Both the asynchronous and the synchronous trigger detectors are controlled by the same selection register from the MPU. The asynchronous trigger detector monitors the data at the output of the latch (10130) before it has been sampled by the 10231. This detector provides an output signal whenever the specified combination is true. The delay from signal input to trigger output is the delay of the probes and the gates only and is not affected by the K100-D sample clock. This delay is typically 40-50 ns.

The combination detector circuit is shown in Figure 4.6. The circuit is shown for the synchronous trigger detector only and channels 0, 1, 2, and 3 only. Note that the data has been sampled by the K100-D clock before being presented to the combination detector. Each channel has two select lines from the MPU and they are active low. Select HI is low if that channel was specified to be a high by the operator and select LO is low if low was specified. If "X" (don't care) was specified, then both select HI and select LO are high. The terms HI and LO correspond to "1" and "0" when positive logic polarity is specified by the operator. If negative logic polarity is used, then HI corresponds to "0" and LO corresponds to "1." Each gate in the detector circuit is drawn as an "AND" gate and is programmed by the MPU to respond to a condition that would cause the trigger to be false (i.e., not trigger). For example, if CH 0 select HI is active (low) and the CH 0 data is low, then the output (1J-3) is forced high (indicating not



Figure 4.4 Block Diagram of Front-End Board

(PIN NUMBERS AND REFERENCE DESIGNATIONS ARE
SHOWN FOR CHANNEL O)



Figure 4.5 Input Sampling Circuit



Figure 4.6 Combination Detector Circuit

trigger detected). To have the trigger detected (1J-3 low), the CH 0 data must be high.

Each 10121 in the detector handles two data channels. There are a total of nine 10121's for each combination detector (eight for the 16 data channels and one for the two qualifiers). To get the complete trigger for all 18 inputs, the outputs (pin 3) of all nine 10121's must be logically OR'ED together. Figure 4.7 shows how this is done.

To achieve operation at 100 MHz clock rate, the trigger node must be broken into several smaller nodes. This keeps the capacitive loading down and also reduces the problem of glitches that can be generated in a large "wired-OR." The trigger node is broken into four partial nodes (Ta, Tb, Tc, and Td). The propagation delay up to this point is typically about 9-10 ns. This is the propagation delay of the sampling 10231 (location 1H) and the 10121 (1K) and the extra delay caused by the extra heavy loading on both. The register at location 7K (10010 or 10016) serves two purposes; it resynchronizes the nodes with the clock and it buffers the nodes so that they can be "wired-OR'ED." The clock to this register is delayed by approximately 2 ns (18 in. of twisted pair) to allow the required set-up time (1 ns minimum). The flip-flop (10231 at location 6H) also serves two purposes; it provides differential drive for sending the signal to the Record Control board and it resynchronizes the signal to the clock with minimum propagation delay. The extra 2 ns of delay caused by delaying the clock to the register adds to the propagation delay of the register such that the total propagation delay (as seen by 6H) is approximately 6-8 ns. Because the 10231 at 6H does not have its clock delayed, the effect of delaying the clock to the 7K register does not affect the propagation delay of the signal being transmitted to the Record Control board.

4.4.4 Enable

The Enable combination detector works the same as the Trigger.

The asynchronous trigger detector circuit is the same as Figure 4.6 except that the data is taken from the outputs of the latch (10130) instead of from the sampling flip-flop (10231). This means that the data has not been clocked by the sample clock. Also, because the asynchronous trigger is not clocked, the trigger node is formed by a simple "WIRED-OR" of all nine 10121s and then buffered by a 10117 (6E) for transmission to the Record Control board.

The sampled data is buffered by 10117s and driven on twisted pairs to the Record Memory boards. The 10117s also provide a means for the MPU to turn off the sampled data and substitute diagnostic data instead.

4.4.5 Clock Selection

Clock selection and distribution is done by four 10211s (locations 7C, 7E, 7H, and 7J). Figure 4.8 shows half of the circuit; refer to the schematic for the other half. The four gates (in each half of the circuit) form a "Wired-OR." This allows for the selection of one of three clock sources; Internal, External positive edge, or External negative edge. The fourth gate is used for the clock qualifier. Each gate has three identical outputs. Thus a total of six clock circuits are formed that allow each clock circuit to drive two or three inputs. The MPU controls the selection of one of the three clock sources and the clock qualifier is enabled by the hardware whenever external clock is selected. Figure 4.8 shows an "OR" gate that enables the qualifier circuit. This "OR" gate is made by a "wire-OR" of two unused 10216 gates (10A and 9A) followed by a third unused 10216 (11A) that inverts. These 10216 are converted from differential line receivers to one-input buffers by connecting one of their inputs to a bias voltage source (-1.3 V), which is supplied by pin 11 of each 10216.

4.4.6 Control Signals

The control signals for the Front-End board are transferred from the MPU to holding registers on the Front-End board. Because all of the logic on the Front-End board is ECL, the holding registers are operated between ground and -5.2 V. To communicate with the MPU (which is TTL), the MPU data bus and address lines (3) are translated by



Figure 4.7 Trigger Node Formation



Figure 4.8 Clock Selection and Distribution

the circuit shown in Figure 4.9. This circuit also inverts the signals. The signals that are translated are:

DB0-DB7 data bus (eight lines)
A0-A3 address (four last significant bits)
$\overline{FEWE}$ write enable pulse (decoded by the MPU board)
$\overline{MRST}$ master reset (used at power-on only)

The holding registers are 8-bit addressable latches (4724). This reduces the amount of decoding needed on the Front-End board and also reduces the number of traces that must be run to each register. This type of register also offers the advantage of getting 8 bits of storage into a 16-pin IC (for example, an 8-bit parallel load register would require a 20-pin IC). Because the 4724 is CMOS, it can directly drive the ECL inputs. Note that, because the address lines are inverted, the 4724 output 07 is addressed by the MPU as address 0 and output 06 is address 1, etc.

4.5 Record Control

The Record Control board contains the time base for generating the internal clock, the enable and trigger filter/edge detector, the trigger hold-off counter, the trigger delay counter, and the record control flip-flops.

4.5.1 Time Base

The crystal-controlled oscillator circuit provides a stable and accurate 100 MHz signal. The crystal (Y1) is designed to operate at the fifth overtone. Inductor L1 and capacitors C10, C11 and C46 form a resonant "tank" circuit at 100 MHz and guarantee that the crystal does not oscillate on any other overtone. Resistors R10, R11, and R82 establish a bias point for the transistor. Resistors R9 and R48 establish the quiescent DC operating voltage on the collector of Q15. Inductor L2 acts as a high impedance at 100 MHz and increases the circuit gain so that it can oscillate. Adjustment of the pot (R48) shifts the average value of the 100 MHz signal on the collector of Q15 and this adjusts the symmetry of the clock signal (output from 17B-2).

The 100 MHz clock is divided by a series of counters to provide 10 MHz, 1 MHz, 100 kHz, 10 kHz, 1 kHz, and 100 Hz signals. The counters for 10 MHz and 1 MHz are 10138s (locations 16C and 15C respectively) and are connected as bi-quinary counters so that they provide 50% duty cycle signals. The duty cycle of these clocks is not critical. The 1 MHz clock output from 15C-15 is buffered by Q16 to provide a larger signal to allow the use of CMOS counters for the next four decades.

The 10164 at location 17C is programmed by the MPU and selects one of the six decade clocks. This selected decade clock (output on 17C-15) clocks the counter 18C and generates a divide-by-two clock and a divide-by-five clock. The MPU then programs the 10102 at location 18B to select one of these three clocks to be used as the internal clock. Gate 17B-13 then buffers this clock and drives the coax to the Front-End board clock selection circuitry.

4.5.2 MPU Data Bus

The MPU data, address, and control lines are translated from TTL (+5 V) to CMOS (-5 V) by transistors Q1 through Q14. This allows the use of less expensive low-power Schottky circuitry for decoding and latching the MPU control information. The 74LS138 at location 8D decodes the six addresses used by the Record Control board and provides the clock signals to the six 74LS273 registers that latch the information. To ensure that the "high" logic level output by the 74LS273s is high enough to meet the input requirement of the ECL, each output is connected to a pull-up resistor to ground. Outputs that drive more than one ECL input are connected to more than one resistor.

4.5.3 Filter/Edge Detector Circuit

The Filter/Edge Detector circuit is shown in Figure 4.10.

The enable circuit operates in the following way:

1. Assume that the enable condition is false(this is determined on the Front-End board) and that the MPU has selected "enable true."



Figure 4.9 Level Translator for MPU Bus



Figure 4.10 Block Diagram of Filter/Edge Detector

2. The signal "Enable" from the Front-End board is high at 6B-5 and the signal "select enable true" is low at 6B-4; therefore, 6B-3 outputs a low.
3. The flip-flop (10231 at location 8B) is clocked by the sample clock to resynchronize the signal to the clock. This has no logical effect; it is solely for the purpose of removing the effect of the delays.
4. Thus the output of the 10231 (pin 8B-2) is also a low and this is applied to the $\overline{PE}$ input of the 10016 (pin 7A-5). The 10016 is thus preset to the number that was loaded into the register (location 7C) by the MPU.
5. Assume a filter of 1 was selected. Then the MPU loads the number 14 into the register and at this time the 10016 is preset to 14. Since the 10016 is a binary counter, its TC output is false at this time (i.e., high at pin 7A-4).
6. When the enable condition becomes true, the signal "Enable" goes low and this is clocked through the 10231 and puts a low on 7A-5. If the "Enable" condition remains true, then on the next clock the 10016 is allowed to count from 14 to 15. This causes the TC output to go low.
7. On the next clock the record control flip-flop is clocked to the enabled state and the 10016 is clocked to count zero. Thus the $\overline{TC}$ output returns to high.
8. When the count of zero is reached, the outputs of the 10016 (goes to a low) and the gate 9A pulls the $\overline{CE}$ pin high and the counter stops at count zero.
9. When the enable condition is no longer true, the counter again presets to count 14.
10. If the enable was only true for one sample, the counter would have counted from 14 to 15 and then back to 14.

4.5.4 Filter Values Other Than 1

For filter values other than one, the circuit operates as follows:

1. Assume a filter value of 5. The MPU subtracts the filter value from 15 (15-5=10) and stores the number 10 in the register.
2. Thus, whenever the enable is false, the counter is preset to 10. For the counter to get to the count 15, the enable signal must go true for at least five consecutive clocks. If the signal goes false before the counter reaches 15, it resets back to 10.
3. See Figure 4.11 for some examples of the filter operation.

4.5.5 Trigger Filter/Edge Detector

The Filter/Edge Detector for the Trigger operates exactly the same as the Enable with the following exceptions:

1. The output of the 10117 is taken from pin 15 instead of pin 14. This inverts the signal at this point. The signal is then reinverted by using the $\overline{Q}$ output of the 10231 (pin 8B-14).
2. The net result of inverting this signal twice is that the circuit operates exactly the same except that the signal from 6B-15 may now be "Wire-Or'ed" with the signal from the 10106 (pin 9C-15).
3. In normal 16-channel operation, this gate (9C-15) is disabled by the MPU and the trigger circuit operates exactly the same as the enable circuit.
4. In 32-channel operation (when the K100-D/32 is plugged into the K100), the MPU enables this gate by putting a low on pin 9C-14. This mode may be called Sequential Enable/Trigger because it requires that the trigger must be true on the next clock immediately following the enable true.
5. This is accomplished by "or-ing" the output of 8B-2 (enable) with the input to 8B-10 (trigger). Thus, for the trigger circuit to receive a trigger, enable must have been true for the previous clock.
6. In this mode the filter values are always set for one and the enable and trigger conditions are always true for only one clock period. The enable is used for the "address" information and the trigger is used for the "data" information.



Figure 4.11 Filter Operation Examples

4.5.6 Trigger Hold-Off Counter

The Trigger Hold-Off Counter is controlled by the Record Control Logic and its purpose is to inhibit (or hold-off) the acceptance of the enable event until the memory has been filled with new data. This prevents the display of any "old" data.

Operation is as follows:

1. When a recording is initiated by the MPU, the hold-off counter is reset to zero and the counter is enabled to count (a low applied to 13D-6 and 13D-11).
2. The two flip-flops (at location 13D) form a 2-bit binary counter and their output (13D-14) clocks the 8-bit counter formed by two 10016's (locations 11D and 11C).
3. Note that 11D and 11C are ripple clocked by the 10231. This is acceptable here because the exact number of hold-off clocks are not critical. The only requirement is that there be at least 1,000 clocks in the hold-off time.
4. The $\overline{TC}$ output of this counter is formed by the 10102 at location 18B. When the output of 18B-9 goes low, the control flip-flop (at location 10B-3) changes state to indicate the end of the hold-off period and the enable circuitry is allowed to begin operation. The output of this flip-flop also disables the hold-off counter by placing a high on 13D-6 and 13D-11.
5. The trigger hold-off may be defeated by a switch at location 7E. If this switch is in the open position, then 12E-11 is allowed to go low and the output 12E-7 goes low and puts a low on the $\overline{PE}$ inputs of the 10016s. This causes the 10016s to go to TC as soon as they get a clock. The hold-off is thus reduced to one clock.

4.5.7 Trigger Delay Counter

The Trigger Delay Counter is controlled by the Record Control Logic and its purpose is to determine the end of the record cycle. The end of the record cycle is specified as a certain number of clock cycles after the detection of the trigger event. In the "EVENTS DELAYED" mode of operation this counter serves two functions; it counts the "events" delay and then it counts the number of clocks to the end of the record cycle.

4.5.7.1 Operation in "CLOCK DELAYED" Mode

1. The trigger delay counter is held preset to the value that the MPU has loaded into registers 2C and 3C (74LS273s) by the control logic until the enable condition is detected and the "ENABLED" flip-flop set (i.e., 9B-14 goes high). This puts the PE inputs to the 10016s high and allows them to be controlled by the $\overline{CE}$ inputs.
2. The counter does not begin counting until the trigger condition is detected and the "TRIGGERED" flip-flop is set (i.e., 9B-3 goes high). The signal 9B-2 goes low which turns off the outputs of the 10210 (location 4C) and allows the $\overline{CE}$ inputs of the counters (locations 2A, 2B, 3A, and 3B) to be controlled by the gate 4A. The $\overline{CE}$ input of the first counter goes low whenever 9B-2 is low. The $\overline{CE}$ input of the second 10016 goes low only when 9B-2 is low and the TC output of 2A is low. The $\overline{CE}$ input of the third 10016 goes low when 9B-2 is low and both $\overline{TC}$ of 2A and 2B are low. Similarly, the $\overline{CE}$ of the fourth 10016 requires the $\overline{TC}$ of all three 10016s preceding it to be low. Note that the TC output of each 10016 is low whenever the count of that 10016 is at 15 and does not include the $\overline{CE}$ input.
3. When the counter reaches top count on all four counters, then on the next clock it counts to all zeros. When this happens the $\overline{TC}$ output of the last counter (pin 3B-4) goes from low to high and clocks the flip-flop 12B-15 from high to low. This flip-flop is called "DELAY INHIBIT" and it indicates that the counter has completed the amount of delay that the MPU programmed it for.
4. The counter continues counting for 16 more clocks at which time the "16" output of the counter (pin 2B-3) goes high and the 10121 at location 5B outputs a low (pin 5B-3), indicating the end of the record cycle.

5. Thus the counter counts the number specified by the register (as a two's complement number) plus 16 more counts. These extra 16 counts plus the extra clocks that were required to pass the trigger condition through the front-end (two clocks), the filter/edge detector (two clocks), the "ENABLED" flip-flop (one clock) and the flip-flop that stops the recording, result in the actual end of the recording being 22 clocks beyond the actual desired place. This number was chosen to allow for the fact that the record memory actually is 1024 samples long and the user specified end of record point is defined as the 1000th sample. The number loaded by the MPU into the counter is actually the one's complement (inverted) of "the number entered by the operator plus one." For example, for a delay of zero the counter is preset to FFFE (hex) and for a delay of 10 the counter is preset to FFF4 (hex).

4.5.7.2 Operation in "EVENT DELAYED" Mode

1. In this mode, the counter serves two different functions. First it counts the specified number of trigger events after the "TRIGGERED" flip-flop is set and then it counts 516 clocks after the last trigger event. The reason for the number 516 is that it positions the last trigger event at the 500th sample. Note that 516 is exactly 500 more than the 16 that was used in "CLOCK DELAYED" mode.
2. In this mode, the MPU puts a low on the signal "EVENTS" and puts a high on the signal "CLOCKS." This enables the 10106 gate (location 9C) to control the $\overline{CE}$ inputs to the counter. The counter is then allowed to count only if "ENABLE" is set and the trigger detector output says the trigger is detected. Since the "trigger detected" output is only true for one clock period (because it is edge detected), the counter can only count once each time the trigger is detected. The flip-flop (location 10B-14) delays the trigger detected signal by one clock so that the counter counts the trigger event, which causes the "ENABLED" flip-flop to be set. Note that the signal out of 10B-14 goes through two gates before it gets to the $\overline{CE}$ inputs of the counters. This is too much propagation delay for operation at 100 MHz clock rate; therefore, this mode of operation is specified for a maximum clock rate of 50 MHz.
3. When the specified number of trigger events have been counted, the "DELAY INHIBIT" flip-flop is clocked and a high is applied to input 9C-5. This enables the counter to count on every clock. This also enables the end of record detector (the 10121 at 5B) to start looking for count 516 (the combination of the 512 bit (3A-2) and the 4 bit (2A-15)). When count 516 is reached, 5B-3 goes low and the record cycle is stopped on the next clock.

4.5.8 Record Control Flip-Flops

The record control flip-flops are shown in Figure 4.12 and their functions are described as follows:

1. All five are set to a one at the beginning of each record cycle.
2. Hold-off prevents the acceptance of any enable condition until after the hold-off condition is satisfied. Normally the hold-off condition is 1020 clocks (see Section 4.5.6).
3. Enabled (not enabled) prevents the acceptance of any trigger condition until after the enable condition is detected. The enable condition may be a specified combination (see Section 4.5.3) or it may be a manual enable or auto enable. For a manual enable the MPU puts a low pulse on 12D-11, which sets the Enabled flip-flop. For auto enable, the MPU puts 12D-11 low continuously and as soon as the hold-off flip-flop is set the enabled flip-flop is set.
4. $\overline{Triggered}$ (not triggered) prevents the delay counter from starting until the trigger condition is met (see Section 4.5.7).
5. Delay Inhibit prevents the end of record logic from decoding end of record until the counter reaches TC. It is also used to switch from counting trigger events to counting clocks in the "EVENTS DELAYED" mode (see Section 4.5.7).



Figure 4.12 Block Diagram of Record Control Flip-Flops

6. RECORD enables the clock for the record memory. This flip-flop stops the record memory system when the trigger delay counter decodes the end of record condition (see Section 4.5.7). After the recording is complete, the MPU resets the record flip-flop to enable the memory address counters so that the MPU can read the data from the record memory (see Section 4.5.10).

4.5.9 The record control flip-flops are translated from ECL to TTL by the 10124s at 9D and 10D and are read by the MPU (using 74LS244 at 9E) so that the MPU may determine the record control status. The record status indicator displayed in the lower left-hand corner of the CRT is a direct indication of the state of these flip-flops. The status displays are:

1. CK? means that HOLD-OFF is still set.
2. EN? means that HOLD-OFF is satisfied and "not enabled" is still set.
3. TG? means that both Hold-off and "not enabled" are satisfied (i.e., reset) and "not triggered" is still set.
4. DLY means that CK?, EN?, and TG? are satisfied and the record flip-flop is still set.
5. BSY means that the record cycle is completed and the MPU is processing the data. All five of the record flip-flops must have been satisfied (reset) to reach this point. Note, however, that the MPU sets RECORD true again to read the data from the Record Memory.
6. RDY means that no recording is in process and the MPU has processed the data from any previous recording. If either Man Arm or Auto Arm is pressed by the operator at this time, the MPU begins a new record cycle.

4.5.10 Clock distribution for the Record Control board is shown in Figure 4.13. The primary purpose of the clock distribution is to buffer the clock to reduce the loading effects. On early boards (designated by -10) the sample clock came from the Front-End board on a single coax (called "S") and was connected to the three inputs of the 10210s. These 10210s then provide nine buffered outputs. In this design the "S" clock signal is quite heavily loaded - four outputs "wire-or'ed" at the Front-End board and three inputs on the Record Control board. The -20 design reduced the loading by splitting the signal into two coaxes and using the 10210s to "or" them together. The "S" coax carries the clock only if INT is selected and the "SX" coax carries it if EXT is selected. Thus the loading for the INT clock is reduced from four outputs to one output at the Front-End board. This removes about 10-15 pF of load and gives a much better waveform.

The outputs are distributed in such a way that each output drives no more than two inputs and the length of the trace is kept to less than 2 inches after the coax. The coaxes also allow for some adjustment of the delays by changing the lengths.

The clock outputs for the Record Memory boards are wire-or'ed to allow the use of the signal "RRE1" to clock the memory address counters when the MPU is reading the data from the Record Memory. The MPU terminates the recording process as follows:

1. The MPU detects that the recording is completed - the RECORD flip-flop is cleared.
2. The MPU deselects all clock sources - i.e., no clock is selected and both "S" and "SX" go to low. (This is done by loading the clock selection register on the Front-End board.)
3. The MPU sets the signal "MPU Clock Source" to a low. This enables the signal "RRE1" to be the clock to the Record Memory board. At this time, "RRE1" is high and the clock remains low.
4. The MPU sets the signal "Address Counter Enable" high (see Figure 4.12), forcing the RECORD flip-flop to be set. This puts RECORD low, enabling the Record Memory to respond to the clock signal "C1" or "C2". This signal also forces the signal "WRITE" to a low and this disables the write enable circuitry on the Record Memory board. Thus the



Figure 4.13 Block Diagram of Clock Distribution on Record Control Board

system is now ready to read data from the Record Memory to the MPU.

5. The MPU now executes a read from the memory board for channels 0-7. This is decoded by the MPU logic and generates a 500 ns negative pulse on "RRE1". The clocks "C1" and "C2" go high for 500 ns. The memory address counters are increments when "C1" goes high. The data from the Record Memory board is gated onto the MPU data bus by the RRE1 pulse and the MPU reads the data near the end of the pulse. Thus the address is incremented before the data is read by the MPU. Note that both memory boards are incremented by the RRE1 signal.
6. The MPU now executes a read from the memory board for channels 8-F. This generates a similar pulse on "RRE2" and reads that data into the MPU. This has no effect on the clock signals and does not increment the address counters.
7. The MPU repeats steps 5 and 6 above a total of 1024 times to read all of the data. Note that at this time the Record Memory address counters return to exactly the same address that they were at when the recording was completed.
8. The MPU loads the Front-End board to select the sample clock to the original source (either INT, EXT$\int$ or EXT$\rfloor$). At this time the selected clock is applied to all circuits, including the memory's because the signal "RRE1" is high. The signal "WRITE" is still held low.
9. The MPU sets "MPU Clock Source" high and "Address Counter Enable" low. This allows the "WRITE" signal to go high as long as the RECORD flip-flop stays set and the data in the Record Memory board may be destroyed. This data is no longer needed by the MPU because the MPU has stored it all in the MPU RAM on the MPU board.
10. If, at any time, the operator pushes the "M→A" button, the MPU performs the above sequence starting at step 2. Note that when step 9 is executed the K100 resumes the recording process at the same state that it was in when the M→A cycle was started. This is why the RRE1 signal is not allowed to clock any of the other logic. During the execution of step 8 one extra clock may be generated when the clock is reselected. Also note that the last sample of data that was recorded in the Front-End board 10231's was not transferred to the Record Memory board and will thus not be transferred to the MPU.

4.5.11 Power-up MPU diagnostics also utilize this control logic for using RRE1 as the clock source for the Record Memory. In this mode the clocks are deselected and the "Address Counter Enable" signal is asserted. In addition, the signal "MPU Write Mode" is also asserted, enabling the record memory write enable circuitry. Thus each time the MPU executes a read on RRE1, the data from the Front-End board is written into the Record Memory board. When the MPU has written all 1024 addresses, it then turns off the write enable circuitry by setting "MPU write mode" false. Then the MPU can read the data and see if it is correct.

4.6 Record Memory

The Record Memory provides the primary means of storing data as it is recorded. The Record Memory can operate at up to a 100 MHz clock rate in the Record mode and the data may be read by the MPU at the data bus rate (1 MHz). The Record Memory system is divided into two identical boards because it does not fit on a single board. Each board provides eight channels of memory and all of the required address counters, write enable circuits, and other control logic. Each board receives its data signals from the Front-End board and its clock and control signals from the Record Control board. The MPU communicates to the Record Memory boards through the Mother board. The Mother board wiring dictates the function of each board; connectors J3/J4 (closest to the Front-End board) are wired for channel 8-F memory and connectors J13/J14 are wired for channel 0-7 memory. The Memory boards may be interchanged without affecting operation as long as the data cables from the Front-End board are connected to the correct Memory board (channels 8-F to the first memory and channels 0-7 to the second memory from the Front-End board). The clock and record control signals are identical for both Memory boards and may be interchanged.

4.6.1 A block diagram of the Record Memory board is shown in Figure 4.14. The basic memory element used on this Memory board is a 256 x 1 TTL RAM of the 82S117



Figure 4.14 Block Diagram of Record Memory Board

type. These memory ICs are operated in a four-way multiplexed system. There are four identical memories for each data channel and the data is sequentially stored into each of these four memories. In this way each memory receives every fourth data bit and the memory system operates at four times the rate of each memory. Thus for a 100 MHz memory system, each memory is required to operate at 25 MHz. This multiplexed system is implemented by the clock distribution circuit that generates a four phase clock. Each phase of this clock drives one of the four memory banks. Each memory bank has an 8-bit holding register for the input data, an 8-bit address counter, a write enable pulse generator, and eight RAMs. All of these elements of the memory bank are activated by the positive edge of the clock for that bank. The four memory banks are referred to as Phase 1, Phase 2, Phase 3, and Phase 4 and they operate in time sequence 1, 2, 3, 4. Thus a typical sequence of operation is as follows. (Refer to Figure 4.15.)

1. Assume that the clock distribution flip-flops are both reset. This gives DC1 and DC2 low and DC3 and DC4 high.
2. On the next clock, DC1 (pin 4C-2) goes high. This clocks the data into the holding registers for phase 1 (locations 3A and 4A).
3. The level translator circuit provides a clock AC1 to the address counters (18A and 19A) and increments the address to the RAMs for phase 1.
4. The write enable generator for phase 1 is clocked by WC1 (which is the same as DC1 clock) and generates a write enable pulse about 20 ns after the positive edge of DC1 with a pulse width of about 20 ns.
5. On the next clock, DC2 (pin 4C-15) goes high. This clocks the data, address, and write enable generator for phase 2.
6. On the next clock, DC3 (pin 4C-3) goes high. This clocks phase 3.
7. On the next clock, DC4 goes high. This clocks phase 4. At this point both flip-flops have returned to the initial state (reset) and the above cycle repeats.
8. Note that when DC3 goes high, DC1 goes low and vice versa. Because all of the circuits are clocked by the positive edge, the exact time when each clock goes low does not affect the operation. However, it is quite helpful to generate phase 1 and 3 (also 2 and 4) as complementary signals. This allows the use of twisted pairs for transmission instead of coax and it also allows the use of the differential level translators Q1, 2, 3, 4, which are much faster than 10125s.

4.6.2 Figure 4.17 shows the typical timing of the memory system signals.

4.6.3 Figure 4.16 shows the write enable generator circuit (for phase 1 only). This circuit is enabled to operate only if the signal WRITE MODE is high. This signal comes from the Record Control board and is directly controlled by the MPU. If Write Mode is high, then when the clock goes high (WC1) the first flip-flop (11C-2) goes high. The Q output (11C-3) is pulled low by the resistor R13 with the capacitor C17 determining the time required to reach the threshold level of the 10195 (10C-12). When the threshold is reached, the output of the 10195 (10C-15) goes high and resets the 10231 (forcing 11C-2 low and 11C-3 high). This also charges C17 back up to a high. The resistor R11 (30 Ω) limits the charging current to C17 and reduces any tendency for ringing on the positive edge of 4C-3. When 4C-2 goes low, the output 10C-13 goes high and clocks the second 10231 (forcing 11C-15 high and 11C-14 low). The RC time constant of R12 and C16 then determines the time delay until the output 10C-14 goes high and resets the 10231 (11C-15 low and 11C-14 high). Note that the next WC1 clock may be received before the second flip-flop has completed its cycle.

4.6.4 The signal RESET is generated by the MPU at the beginning of every record cycle and resets all four memory address counters and the two clock distribution flip-flops. The data holding registers are <u>not</u> reset. This reset signal is <u>not</u> necessary for normal operation of the Record Memory board. However, it allows the power-up diagnostic to determine which RAM is being addressed during the diagnostic.



Figure 4.15 Block Diagram of Record Memory--Mulitplexing Scheme and Clock Distribution



Figure 4.16 Block Diagram of Record Memory--Write Enable Circuit



Figure 4.17 Record Memory Timing

4.7 Threshold

The Threshold board has holding registers for the MPU control information, two 8-bit D/A converters, twenty-four input analog switches and twenty op amp buffers.

4.7.1 The MPU data bus is buffered into the Threshold board by the 74LS244 at location 7E whenever the MPU is doing a WRITE operation. The three lowest address lines (A0-A2) are decoded by the 74LS138 (location 8D) and provide the clock signals for the 74LS273 holding registers. The Threshold board is addressed by the MPU as if it were part of the Record Control board. Address "880X" hex is decoded by the MPU board and sent to both the Record Control and the Threshold (called $\overline{CWE}$). The A3 bit is then used to determine which board responds. The Record Control responds if A3 is low and the Threshold responds if A3 is high. This is done by connecting A3 to the G1 input of the 74LS138 (8D-6) and connecting $\overline{CWE}$ to the $\overline{G2}$ inputs (8D-4 and 8D-5). The holding registers are as shown in Table 4.6

Table 4.6

Location	MPU Address	Description
7C	8808	DAC A All zeros= -6.4V
7B	8809	DAC B All ones= +6.35 V Effective Threshold
6C	880A	ch E,F,CQ,CK Threshold Selection
7D	880B	ch A,B,C,D Threshold Selection
6D	880C	ch 8,9,Q1,Q2 Threshold Selection
6A	880D	ch 4,5,6,7 Threshold Selection
6B	880E	ch 0,1,2,3 Threshold Selection
None	880F	not used

4.7.2 The Threshold DAC (Digital-to-Analog Converter) circuit is shown in Figure 4.18. Only the circuitry for DAC A is shown. The DAC B circuit is similar. The 1408 is a multiplying-type DAC. The output current is equal to the reference current (IREF into pin 13) times the number applied to the digital input. The digital input is interpreted as a binary fraction (i.e., the MSB is 1/2, the next MSB is 1/4, etc.). Some examples are shown in Table 4.7

Table 4.7

Inputs $D_7D_6D_5D_4$ $D_3D_2D_1D_0$	Multiplier	DAC Output pin 9B-1
0 0 0 0 0 0 0 0	0	3.20 V
1 0 0 0 0 0 0 0	0.5	0 V
0 1 0 0 0 0 0 0	0.25	-1.60 V
1 1 1 1 1 1 1 1	0.996	+3.175 V

The output of the DAC is converted from a current to a voltage by the op amp (9B-1) and the feedback resistor (3.16K). The op amp maintains the voltage on the inverting input (pin 2) at 0 V. Thus the output voltage goes to that value that makes the current flowing in the feedback resistor equal to the sum of any other currents from the input pin. The 4.53K resistor and the 1K pot are adjusted to give one-half of the DAC current (approximately 1 mA). This is called I_{OFFSET} and causes the output voltage to be offset by one-half of the full-scale value. Thus the output goes from -3.20 V to +3.175 V. This voltage is multiplied by two by the output buffer. See Figure 4.19.

4.7.3 The reference voltages (+VREF and -VREF) are generated by the zener diode (IN751A) and the op amp (9C) and provide stable operation that is insensitive to changes in any of the supply voltages. The first op amp provides a current source for the zener (approximately 20 mA). The second op amp is a unity gain inverter and provides the positive reference voltage.



Figure 4.18 Threshold DAC Circuit



Figure 4.19 Threshold Selection and Output Buffer

4.7.4 The TTL and ECL thresholds are generated by a resistor divider between +VREF and -VREF. The 10K resistors limit the range of adjustments to ±1.0 V (±2.0 V at the probes) and improve the settability. The op amp (9B) buffers both TTL and ECL thresholds to allow them to drive all 20 of the analog switches.

4.7.5 The analog switches are CMOS 4051s and are operated from +5 V and -5.2 V supplies. This requires that the analog signals input to the 4051s be kept to less than ±5 V, which is the reason for the output buffers having a gain of 2. Thus the maximum analog signal required at the 4051s is ±3.2 V to give an output range of ±6.4 V. There are twenty 4051 switches (one for each probe) and each switch is controlled by two signals from the MPU (stored in the 74LS273 registers).

4.7.6 The circuit shown on the schematic and identified with asterisks (*) was intended for future use as an IEEE 488 (GPIB) interface. It has never been implemented on this board. A new board was designed for GPIB operation.

4.8 Front Panel and Keyboard

Refer to the Front Panel schematic and the Keyboard schematic in Section VII. The Keyboard is arranged as an X-Y matrix. There are eight columns (vertical) and six rows (horizontal). When a key is pushed it makes a connection between the column and row that are connected to that key. For example, pushing the "ENABLE" button connects column X_0 to row Y_0. The row lines are each pulled up to +5 V by a 10K resistor and connected to the 74LS244 input (U5), which allows the MPU to read the level of each row. The column lines are driven by the 74LS138 (U4). U4 is connected to the MPU address lines (A0, A1, and A2) such that the line X_0 is driven low when the address is 0, and line X_1 is low when the address is 1, etc. The address lines are buffered by U3 (74LS04) to ensure an adequate voltage level to drive U1, U2, and U6, which are CMOS.

4.8.1 U1 is an 8-bit addressable latch (4724) and is used to control the two LEDs (ERROR and POWER-ON). The signal $\overline{FPWE}$ clocks data from the MPU data bus (bit 7) into the bit, which is addressed by A_0-A_2. Address 7 writes D7 into the Q_0 bit and controls the "power-on" LED. A high on Q_0 turns the LED off and a low turns the LED on. Address 5 writes D7 into the Q_2 bit and controls the "Error" LED. The resistors R1 and R2 set the LED current at 10 mA.

4.8.2 The switches on the Front Panel (not the keyboard) are read into the MPU by the eight-input multiplexer (U2) and are buffered onto the data bus D1 by U5 (74LS244). The circuitry of U7 (NE521) is used to detect when the 32-channel adapter is connected to the K100-D. Resistors R7 and R8 set the noninverting inputs of U7 to -2.6 V. R5 and R6 connect the inverting inputs of U7 to the clock qualifier input lines. These lines are terminated on the Front-End board by 51 resistors to -2.0 V. The outputs of U7 are thus LO if the CQ lines are higher than -2.6 and are HI if they are lower than -2.6. If nothing is connected, both lines are at -2.0 V and both U7 outputs are LO. If the probes are connected, the lines are ECL logic levels (-0.8 and -1.3 V) and both U7 outputs are LO. If the 32-channel adapter is connected, resistor R13 in the adapter is connected from the CQ line to -5.2 V and pulls it to -3.0 V. This causes output U7-9 to go high (U7-4 is LO). The eight-input multiplexer (U6) reads the outputs of U7, and U5 buffers them onto the data bus.

4.8.3 The input A and B connectors (J20 and J21) are mounted on the Front Panel circuit board. The signal lines from each input connector are connected to a 20-pin connector (J22 and J23) that goes to the Front-End board. The threshold lines, the power (-5.2) and the ground lines are connected to a 14-pin connector (J18 and J19) that goes to the Threshold board via the Mother board.

4.9 Probes

Figure 4.20 shows the probe circuit. The probe circuit compares the input signal to the threshold level and outputs a differential ECL logic signal.



Figure 4.20. Probe Circuit

4.9.1 Resistor R1 (500K) is connected to the input and resistor R2 is connected to the threshold voltage. The voltage at the junction of R1 and R2 is equal to zero when the input voltage is exactly opposite of the threshold voltage (e.g., +1.4 V and -1.4 V):

$$V_J = \tfrac{1}{2}(V_{IN} + V_{TH}).$$

4.9.2 Transistor Q1 protects the gate of U1 from large voltages. The base-collector junction breaks down if V_J is greater than 20 V, and it also conducts if V_J is less than -6 V.

4.9.3 Capacitor C1 compensates for the capacitance from the junction (V_J) to ground. C1 was determined to provide a small amount of overshoot (5-20%).

4.9.4 Transistor U1A operates as a source follower and provides a very high input impedance for V_J. The output of U1A (pin 12) is about 2-3 V lower than the input. Transistor U1B provides a reference voltage that is the same as the gate to the source voltage of U1A. Resistor R13 drops about 300 mV and resistor R14 is adjusted so that, if V_J=O, the voltages at U2-9 and U2-10 are equal. This compensates for the offset voltage of U1A and U1B. The maximum voltage that U1A can output is about -0.6 V at U2-10.

4.9.5 U2 is a 10216 ECL differential line driver and operates in this circuit as a differential amplifier. All three stages are connected to increase the gain. Each stage has a differential gain of about 5 (125 gain for three stages). Thus an input voltage of 8 mV is sufficient to change the output from balanced (both at -1.3 V) to full output (one output at -0.8 and the other at -1.8). To change the outputs from H1 to LO would require about 16 mV of input change.

4.9.6 Resistor R12 provides positive feedback and introduces hysteresis. The amount of hysteresis is:

$$V_{HYS} = \frac{1 \text{ volt}}{10 \text{ K}} \times 200\ \Omega = 20 \text{ mV}$$

4.9.7 Resistor R15 connects the input ground to the power ground. This protects the input ground lead in case it is connected to a voltage other than ground. The maximum voltage that may be applied without damaging the probe is ±5 V. This resistor also allows the voltage drop in the probe cable (about 50 MV) ground wire to be eliminated and reduces the flow of ground current in the event that the K100 ground is not at the same potential as the system that the probe is connected to. Any ground potential difference changes the effective threshold of the probe. Operation of the probe without

connecting the ground lead introduces about a 50-mV threshold shift (negative).

4.10 Regulator

Refer to the regulator schematic in Section VIII.

4.10.1 The Regulator board receives unregulated DC power and provides regulated DC power at the following voltages and currents:

+5 V	up to 15 A
-5.2 V	up to 15 A
+15 V	up to 1 A
+12 V	up to 1 A
-12 V	up to 1 A
- 2 V	up to 3 A

4.10.2 Standard three-terminal regulators are used for +15 V (U3), +12 V U2, and -12 V (U1). R46 and R47 are bleeder resistors for discharging the capacitors when power is off. C14, C15, C17, and C18 are filter caps to ensure stability of the regulators. C12, C13, C16, C21, C19, and C20 also ensure stability and reduce the AC output impedance. Each output has an LED to indicate power-on. R42, R43, and R44 set the LED current at 10 mA.

4.10.3 Regulator boards ETCH D and earlier have a reference voltage circuit that is used by both the +5 V and the -5.2 V regulator. The reference voltage circuit provides a stable +1.2 V reference. The op amp U7C outputs a constant current (26 mA) to the diode CR3 (pin 1). The voltage at pin 1 of CR3 is typically 0.8 V. The resistor R52 provides most of the current necessary and the op amp sources or sinks a small amount of current so as to regulate the current to the diode. The second op amp (U7D) outputs the reference voltage (+1.2 V):

$$V_{ref} = (V_2 - V_1) \times 3 + V_2 = 4V_2 - 3V_1$$

$$= (0.8 - 0.6) \times 3 + 0.6$$

$$= 1.2 \text{ V}$$

The current in the second diode is about 10 mA. The temperature coefficient of the first diode is greater than the second diode because it has 2.5 times the current. The result is that the temperature coefficient of the reference voltage is much less.

4.10.4 Regulator boards ETCH E and later use the output of the -12 V regulator as the reference for the +5 and -5.2 regulators.

4.10.5 The +5 output voltage is regulated by op amp U7B. The output voltage is sensed by R32, R30, and R37 and the op amp compares this to the reference voltage. If the output voltage is low, the op amp output (U7-7) increases. This causes Q4 to conduct more current from the base of Q3 and Q3 supplies more current to the output, which raises the output voltage. The output current is sensed by a 0.01 Ω resistor (actually a PC trace with 0.01 Ω resistance). Resistors R25, R33, R34, R35 form a balanced bridge and R24 unbalances it. If the voltage drop across the 0.01 Ω resistor exceeds the voltage across R24 (about 150 mV), then U7-3 is higher than U7-2 and the output U7-1 goes positive until CR4 starts to conduct. This raises the voltage at U7-6 and causes the drive to Q3 to be reduced so that the output current cannot increase. The voltage drop across R24 is equal to the voltage drop across the 0.01 Ω resistor. Note that the voltage drop across R24 is proportional to the output voltage. This causes the maximum output current to decrease as the output voltage decreases (called foldback current limit) and reduces the power dissipated in the pass transistor (Q3) during current limits such as output shorts. Resistor R36 alters the current limit value so that it does not decrease all the way to zero.

4.10.6 The short circuit current limit can be determined in the following manner:

1. Vout 0

2. $V(\text{at U7-2}) = \frac{8 \text{ V} \times 150}{100\text{K}} = 12 \text{ mV}$

   150 Ω is R25 in parallel with R33

3. V(at U7-3) = 12 mV + Voffset of U7

4. $\text{I Limit} = \frac{V(U73)}{200} \times \frac{804 + R_{24}}{0.01} \cong 5\text{A}$

   if $R_{24} = 25\ \Omega$ and Voffset=0

Note that if Voffset is more than 12 mV positive, the current limit is zero and this could cause start-up problems. And if Voffset is equal to 10 mV negative, the current limit is 9 A.

4.10.7 The maximum current when the output is +5 V is:

$$I_L \text{ (at 5 V)} = \frac{5 \text{ volts}}{R34+R35} \times \frac{R_{24}}{0.01} + I_{S.C.}$$

$$= (0.62 \text{ A}/\Omega) R_{24} + 5 \text{ A}$$

for $R_{24} = 25$

$$I_L \text{ (at 5 V)} = 20 \text{ A}$$

4.10.8 The -5.2 V circuit operates basically the same as the +5 V circuit.

4.10.9 The transistor Q7 provides a -2.0 V output. Resistors R48 and R49 put the base of Q7 at about -3.5 V. The base to the emitter voltage of Q7 is about 1.5 V and the output (emitter of Q7) is -2.0 V. Short circuit protection is provided by the -5.2 V regulator circuit.

4.11 CRT Display

The CRT display receives three signals from the MPU board (Horizontal Sync, Vertical Sync, and Video) and +15 V power (1 amp max.). Figure 4.21 is a block diagram of the CRT display.

4.11.1 The horizontal processor (U1) generates and synchronizes the horizontal scanning by controlling the horizontal output transistor Q2. The flyback transformer serves two purposes; it provides the energy required to return rapidly the scan to the left side and it serves as a DC-to-DC converter for generating the operating voltages for the CRT. The voltages are:

1.	+10 kV	Anode Voltage
2.	+200 V	Focus Voltage (grid 2 and 3)
3.	+38 V	Video (on cathode)
4.	-40 V	Brightness Control (on grid 1)

The horizontal output transistor also serves two purposes; it provides energy to the flyback transformer and it draws current from the horizontal deflection coil to generate the scan from left to right. The horizontal processor synchronizes the horizontal scan so that the "flyback" begins at the same time that the HORIZ. SYNC pulse begins. The MPU board generates the SYNC pulse such that it begins (goes low) 1 µs after the end of the video for each horizontal line and 11 µs before the beginning of the video for the next line. The synchronization may be adjusted by R10 (HORIZ. PHASE) over about a 2-µs range to compensate for component variations. The inductors L1 and L2 allow adjustment of HORIZ. LINEARITY and HORIZ. WIDTH respectively.

4.11.2 The vertical processor (U2) generates and synchronizes the vertical scanning. The vertical processor drives the vertical deflection coil directly and senses the current by measuring the voltage drop across the 1 Ω resistor (R44) in series. U2 contains an oscillator that is synchronized to the VERT. SYNC input pulse, an adjustable constant current source ramp generator, an emitter follower buffer and a power amplifier to drive the deflection coil. The vertical processor circuitry allows adjustment of VERT. HOLD (R36), VERT. HEIGHT (R37), and VERT. LINEARITY (R40).

4.11.3 The VIDEO INPUT signal (+2 V = WHITE, 0 V = BLACK) is amplified and inverted by transistor Q3 and controls the beam current in the CRT (V1). The voltage levels are typically +38 V for black (no beam current) and +20 V for white. The voltage applied to grid #1 is adjusted by R23 (BRIGHTNESS) to compensate for variations in the CRTs. The amplitude of the video signal applied to the cathode may be adjusted by R24. The adjustment procedure for R23 and R24 is covered in the calibration section.

4.11.4 Refer to the schematic (0113-0006) in Section VIII for the following more detailed description. Components that are part of the integrated circuits U1 and U2 are denoted by an asterisk following their designators (e.g., Q5*).

4.11.5 Horizontal processor (U1) contains an oscillator, an output buffer, and a phase detector. The oscillator is formed by transistors Q5*, 6*, 7*, 8*, 9*, and 10*. Assume a starting point with C3 discharged (i.e., 0 V across C3). Q5*, 6*, 7*, and 10* are off and Q8 is on. Q9 is a constant current source for the pair Q7 and Q8 and does not change.



Figure 4.21 CRT Block Diagram

Because Q5* is off, the voltage on C3 is allowed to raise as C3 is charged by the current from R2 and R3. R8* and R10* set the base of Q8* at about 5 V. Thus, when C3 reaches 5 V, Q7* begins to conduct and the voltage dropped across R6* turns on Q6*, which turns on Q5* and Q10*. Q10* and R9* pull the voltage at the base of Q8* down to 2.2 V. This causes Q8* to be turned off completely (and Q7* completely on) until the voltage on C3 drops down to 2.2 V. The voltage on C3 is discharged by Q5* and R4* (430 Ω). This takes about 3 μs. When C3 reaches 2.2 V, Q7*, 6*, 5*, and 10* all turn off, Q8* turns on, and C3 is allowed to begin charging up again. The rate at which C3 charges is determined primarily by R2 and R3 and is typically about 61 μs. The complete period is 64 μs for both charging and discharging (15,625 Hz). Transistor Q4* is an emitter follower buffer and Q3* gives an output signal (Q1* on) whenever C3 is above the voltage level set by R6 and R7 (typically 3.6 V). Typically Q1* is on for 40 μs and off for 24 μs. The resistor R5 can change the frequency of the oscillator by about 2% and is used to synchronize the oscillator to exactly the same frequency as the HORIZ. SYNC input. The voltage applied to R5 is controlled by the phase detector part of U1. C2, C1, and R4 form a low-pass filter and smooth out the voltage. The phase detector compares the leading edge of the HORIZ. SYNC pulse to the leading edge of the flyback voltage and increases or decreases the voltage applied to R5 so as to keep them in synchronization. R10 allows about 2 μs of adjustment by delaying the flyback signal before it gets to the phase detector input (U1-4). When properly synchronized, the signal at U1-4 crosses the V_{REF} level (2 V) exactly in the middle of the phase detector window (established by the HORIZ. SYNC signal applied to U1-3). C28 differentiates the SYNC signal and makes the "window" about 1 or 2 μs wide beginning when the SYNC input goes low. Refer to the waveforms on the schematic (0113-0006), sheet 1. The phase detector operates only during this "window" (when U1-3 is below +1.25 V). When U1-3 is above +1.25 V, Q12* is on and Q17* is off and the phase detector has no current.

4.11.6 Transistor Q1 buffers the output of the horizontal processor (U1-1) and drives the horizontal output transistor (Q2). The transformer T1 provides a negative base drive to Q2 to ensure good turn-off characteristics when Q1 is on (24 μs ± 2 μs). When Q2 turns off, the stored energy in T1 causes the transformer to kickback until the equivalent current is drawn by the base of Q2. The current, when Q1 is on, is about 210 mA (a 1-V drop across R12). Because of the 6.7:1 turn ratio of T1, the base current when Q1 is off is about 1.4 A. During the 40 μs when Q1 is off, this current gradually decreases. When Q1 is on, the current increases again for the next cycle.

4.11.7 Horizontal Output Transistor (Q2).

At the moment just before Q2 turns off, Q2 is drawing current from the flyback transformer (-3 A typical) and from the horizontal deflection coil (-3 A typical). When Q2 turns off, both the flyback and the deflection coil kickback and raise the collector voltage to about 150 V. This very rapidly increases the deflection current to +3 A (rapidly deflecting the CRT beam to the left side of the CRT). The flyback transformer then rings negative and the catch-diode CR1 clamps the Q2 collector to about 0 V. The clamp diode now supplies the deflection current until the deflection current reaches zero. At that time, Q2 (which has already been turned on) begins supplying the deflection current and also starts charging up the flyback transformer. The single turn winding on T1 provides a small voltage to minimize the negative voltage on the collector of Q2 while CR1 is conducting. This negative voltage causes a slight nonlinearity in the horizontal deflection. The single turn winding may be increased to 2 or 3 turns if it is necessary to reduce this nonlinearity.

4.11.8 Horizontal deflection is proportional to the current in the deflection coil and the distance traveled by the electrons. When the beam is deflected, the distance traveled by the electrons increases because the face of the CRT is almost flat. This changes the amount of current required to deflect the beam. To compensate for this and to have a uniform motion of the beam from left to right, the deflection current is changed more slowly when the beam is at either side than when it is in the center. (Once again refer to the waveform on the schematic.) This is implemented by the capacitor C27 (called an

"S" cap because it creates an "S" shaped current waveform). The value of C27 is chosen to give enough voltage change to compensate correctly for the change in deflection sensitivity. A larger value of C27 causes faster deflection at the edges and a smaller value of C27 causes slower deflection at the edges. The variable inductor L2 increases or decreases the deflection current without changing the shape of the waveform and is used to adjust the width of the scan. The inductor L1 can be adjusted to saturate near the end of the waveform. When L1 saturates, the total inductance decreases and the rate of change of current increases. This changes the rate of deflection at the right side of the CRT without affecting the left side. Sometimes a small correction is needed at the left side of the screen, and resistor R52 and capacitor C29 slow down the scan slightly there. Normally R52 and C29 are not needed.

4.11.9 The vertical processor (U2) is synchronized to the VERT. SYNC input. When the VERT. SYNC input goes low, a negative pulse is applied to U2-3 (by C19) and the capacitor C20 is discharged. The ramp generator is also discharged (U2-12) goes to zero and U2-1 goes to zero). The oscillator is adjusted to a slightly lower frequency than the vertical sync pulses. Thus the sync pulse always discharges the oscillator just before it reaches the threshold of Q3*, and the oscillator runs at the sync input frequency. The ramp generator output (U2-12) supplies a constant current of about 20 μA (determined by R37 and R38), and the network of R39, C20, C21, R40, and R41 generates the ramp waveform as shown on the schematic. This curved waveform, when added together with the waveform generated by C23, controls the deflection current waveform. These signals are added together by R42, R45 and R46. The waveform at U2-4 shows the operation as follows:

1. Just before the sync pulse is received, the deflection current is about -0.25 A (flowing into U2-4).
2. The leading edge of the sync pulse resets the ramp and the amplifier stops drawing current.
3. The deflection coil kicksback until it forward biases the catch dioded from U2-4 to +15.
4. The deflection current rapidly decreases to zero.
5. The amplifier turns on saturated and provides a +15-V output until the deflection current reaches the desired level (+0.25 A).
6. At this time, U2-4 drops to the voltage required to maintain the desired current.
7. The voltage across C26 is approximately 8 V and the voltage dropped by the 0.25 A flowing through the deflection coil (6 Ω) and the current sense resistor R44 (1 Ω) is about 1.75 V.
8. The voltage at &2-4 is maintained at about 0.35 V below the sum of C26 and the drop across the series resistance. This causes the desired decrease of deflection current of about 0.033 A/ms. The voltage at U2-4 is about 10 V (8 + 2) at the beginning and about 6 V (8 - 2) at the end of the vertical scan.

4.11.10 R48 and C25 provide a low impedance load for the amplifier at high frequencies to ensure stability of the amplifier and do not otherwise affect the shape of the deflection waveform. R47 and C24 are also used only to compensate the amplifier to ensure stability.

SECTION V

GPIB

5.1 General Information

5.1.1 Cautionary Notice

This document contains preliminary information. Also, a prior knowledge of the normal (non-GPIB) use of the K100-D logic analyzer as contained in the K100-D Operation and Service Manual is assumed. You have been provided with this information so that you can gain a general familiarity with the operation of the K100-D GPIB interface. For elaboration on specific points, or questions regarding items not covered in the text, please consult the factory directly.

5.1.2 Interface Description

In general, the GPIB allows the user to operate the K100-D from the GPIB controller in a manner comparable to pressing keys when the K100-D is operated manually. Each key or switch on the front panel (except the AC power switch) can be logically "pressed" with the appropriate command. The only restriction is that there is no way to hold the key in a continuously "pressed" position (e.g., to cause a cursor to move continuously). Several "pseudo keys" have been added. These pseudo keys can be "pressed" by the appropriate command from the GPIB controller. They are included to allow more convenient remote control of the K100-D.

The GPIB also allows all information recorded by the K100-D to be transferred to the GPIB controller for further processing. If the controller is properly programmed, the K100-D can be used in an automated test system.

5.1.3 Specifications - Functional Capabilities

The K100-D GPIB option is an implementation of the IEEE STD 488-1978 published November 30, 1978 under the title "IEEE Standard Digital Interface for Programmable Instrumentation." Our implementation supports the following capabilities and electrical interface as defined by that standard.

SH1	-	Source Handshake, complete capability.
AH1	-	Acceptor Handshake, complete capability.
T5	-	Basic Talker, Serial Poll, Talk Only Mode, Unaddress if My Listen Address.
L3	-	Basic Listener, Listen Only Mode, Unaddress if My Talk Address.
SR1	-	Service Request, complete capability.
RL1	-	Remote/Local, complete capability (including Local Lockout).
PP0	-	Parallel Poll, no capability.
DC1	-	Device Clear, complete capability (including Selected Device Clear).
DT1	-	Device Trigger, complete capability.
C0	-	Controller, no capability.
E2	-	Three state drivers.

NOTE: As specified above, the K100-D supports the GPIB Device Trigger Interface Function. When the K100-D senses its listen address followed by a GET (Group Execute Trigger) command, the K100-D will provide a positive going TTL level pulse at the "GET" BNC connector on the back panel. The trailing edge of this pulse coincides with the DAV to DAV (i.e., low to high) transition during the handshake for the GET command. This pulse may be used as the K100-D operator wants. One possible use is as a K100-D trigger qualifier.

Data Transfer Rates

Mode	Response Time	Transmission Rate
Listen	500 us	2000 bytes/s
Talk	*	500 bytes/s

*Minimum response time for Talk mode is 4 to 11 ms, depending on which type of record is to be transferred. Actual response time may be many times greater depending on activity preceding Talk command.

Miscellaneous

Temperature. 0-50°C, operating range.

Warranty. All Gould/Biomation products are warranted against defects in materials and workmanship for one year from date of delivery.

Availability. The GPIB option can be purchased at the same time the initial order for the K100-D is placed. K100-Ds can also be retrofitted for this capability. Installation must be done at either the Biomation factory or an authorized international service center.

5.2 Record Formats

5.2.1 Information

All information transferred between the K100-D and the controller is sent using just five different types of records. Each record has a specific format and purpose as discussed below. In addition, this section contains several helpful notes that make the operation and use of the interface easier to understand.

Record Type — Format

Keystroke "K"



Memory "M"



Command "C"



Status "S"



Message "*"



Record types "*", "C", "K" and "M" may be sent to the K100-D when it is a listener. Record types "K", "M" and "S" may be sent by the K100-D when it is a talker.

NOTE: (1) The record terminator may be either a two ASCII character "Carriage Return (Hex 0D)," "Line Feed (Hex 0A)" combination or a single ASCII "Carriage Return." Either form will be accepted by the K100-D when it is a listener. The form used by the K100-D when it is a talker can be selected by the GPIB controller. See the explanation of the "CR" and "LF" commands under the description of record type "C" for more information.

(2) The K100-D always expects that a record sent to it will end with the terminator as described in Note 1. The record sent to the K100D may also be accompanied by a GPIB "END" message. The "END" message, if present, will be ignored. The GPIB controller can cause the K100D to assert the "END" message when the K100-D is a talker. See the explanation of the "END" and "UNE" commands under the description of record type "C" for more information.

5.2.2 Keystroke Records (Type "K")

Record Type Code must be an ASCII "K".

Key Stroke Data:

A variable number of ASCII key codes from the table are shown below. Blanks or commas may be inserted between key codes to improve human readability. If present, the blanks or commas are ignored by the K100-D.

The following ASCII key codes correspond to keys or switches on the K100-D.

ASCII Code	K100-D Key or Switch
0	0, 1 * time base, SAMPLE
1	1, 2 * time base, LATCH
2	2, 5 * time base, 0-7
3	3, msec, 8-F
4	4, 10 * time base, SPCL
5	5, 20 * time base, BIN
6	6, 50 * time base, OCTAL
7	7, usec, HEX
8	8, 100 * time base, TTL
9	9, 200 * time base, ECL
A	A, 500 * time base, VAR A
B	B, nsec, VAR B
C	C, INT, X1
D	D, EXT↓, X5
E	E, EXT↑, X10
F	F, X20
+	"1", INCR, +
-	"0", DECR, -
X	"X", SPACE, A=B
.	., FALSE, A≠B
G	ENABLE
H	TRIGGER
I	DELAY
J	THRESHOLD
K	CLOCK
L	INPUT
M	CLOCKS DELAY
N	EVENTS DELAY
P	FILTERED
Q	MANUAL TRIGGER
R	AUTO ENABLE
S	MANUAL ENABLE
T	AUTO ARM
U	

$U	AUTO MODE
$L	(LIMITS)
$S	STATUS
$D	DATA
$T	TIMING
$A	A (blue key)
$B	B (blue key)
$/	A/B
$=	A→B
$M	M→A
$?	SEARCH
$Q	SEQUENCE
$Y	SPECIFY
$*	CE
*	ENTER
#<	← CURSOR
#>	→ CURSOR
%<	← REFERENCE
%>	→REFERENCE

The following ASCII key codes correspond to K100-D functions which are available only through the GPIB.

ASCII Code	K100-D Function
&0	Enable False
&1	Enable True
&2	Trigger False
&3	Trigger True
&U	Manual Mode (opposite to AUTO MODE)
&-	Disarm (even if not Armed)
&A	W→A (transfer STATUS W parameters to STATUS A)
&B	W→B (transfer STATUS W parameters to STATUS B)
&?	Turn search on-even if already on (valid only in data mode)
&Z	Turn search off-even if already off (valid only in data mode)
&*	Erase display on CRT

5.2.3 Memory Modification Records (Type "M")

Record Type Code must be an ASCII "M".

Memory Indicator

A = Data to be placed in "A" memory.
B = Data to be placed in "B" memory.

Starting Cursor Position

16 channel mode of operation:

An ASCII decimal number from 0 through 1023 to show the first cursor position to be changed.

32 channel mode of operation:

An ASCII decimal number from 0 through 511 to show the first cursor position to be changed.

The starting cursor position numbers may be preceded by either leading zeros or blanks or a comma.

Separator character

A comma or a blank

ASCII encoded Hex Data

The data to be placed in memory.

16 channels-

Each set of 4 characters represents 1 cursor position. The 1st character of each set represents channels F-C. The 2nd character represents channels B-8. The 3rd character represents channels 7-4. The 4th character represents channels 3-0.

32 channels-

Each set of 8 characters represents 1 cursor position. The 1st character of each set represents "address" channels F-C. The 2nd character represents "address" channels B-8. The 3rd character represents "address" channels 7-4. The 4th character represents "address" channels 3-0. The 5th character represents "data" channels F-C. The 6th character represents "data" channels B-8. The 7th character represents "data" channels 7-4. The 8th character represents "data" channels 3-0.

The characters may be separated by blanks or commas.

NOTE: The data in the "M" records is not affected by either sequence or polarity. That is, all channels are in the "M" record and the channels are always in the same order regardless of the current sequence setting on the K100-D. In addition, a "1" value for a particular channel always represents a high voltage level and a "0" always represents a low voltage level, regardless of the current channel polarity settings on the K100-D. A "1" for a particular channel in the "M" record will appear as a "0" in the Data Mode display on the K100-D, if the channel polarity is specified as "-".

5.2.4 Command Records (Type "C")

Record Type Code must be an ASCII "C".

Control Information-

One of the ASCII codes described below.

Talk Record Terminator Commands

Code	Meaning
CR	Records generated by the K100-D when it is a talker will be terminated by an ASCII "Carriage Return". This command becomes effective with the next K100-D talk record.

Code	Meaning
LF	Records generated by the K100-D when it is a talker will be terminated by the two ASCII character combination of "Carriage Return", "Line Feed". This command becomes effective with the next K100-D talk record.

NOTE: Either of the above commands will override the power up default talk record terminator. The power up default talk record terminator is selectable by the Reset switch on the back of the K100-D (See Section VII).

GPIB "END" Message Control Commands

Code	Meaning
END	The final character of each K100-D talk record will be accompanied by an "END" message (i.e., the K100-D will assert the "EOI" line of the GPIB management bus). The final character will always be either an ASCII "Carriage Return" or an ASCII "Line Feed" depending on which form of the talk record terminator is currently in effect. This command becomes effective with the next K100-D talk record.
UNE	The final character of each K100-D talk record will not be accompanied by an "END" message. This command becomes effective with the next K100-D talk record.

NOTE: At power up the default is to have no "END" message.

Talk Record Type Control Commands

Code	Meaning
TA	The next 4 times the K100-D is addressed to talk, it will send the four "K" records which contain the Status "A" recording parameters.
TB	The next 4 times the K100-D is addressed to talk, it will send the four "K" records which contain the Status "B" recording parameters.
TW	The next 4 times the K100-D is addressed to talk, it will send the four "K" records which contain the Status "W" recording parameters.
TMA	The next time the K100-D is addressed to talk, it will send the first of one or more "M" records needed to transfer data from the "A" memory. The data will be transferred from and including the lower cursor position to and including the higher cursor position. Each "M" record except the last will contain the data for 16 cursor positions (16 channel) or 8 cursor positions (32 channel). The last "M" record may contain data for fewer cursor positions depending on the total number of cursor positions to be transferred. The K100-D must be addressed to talk once for each "M" record.

Talk Record Type Control Commands (Cont'd.)

Code	Meaning
TMB	Similar to "TMA" above except that the data transfer will be from "B" memory.
TDC	The next time the K100-D is addressed to talk, it will send one "K" record containing the settings for the Cursor and Reference in Data Mode.
TSB	The next time the K100-D is addressed to talk, it will send one "S" record containing information from the Status Byte and the recording status description from the lower left corner of the CRT. If no other Talk Record Type command is in effect, this command is assumed prior to each time the K100-D is addressed to talk.

5.2.5 Status Byte and Recording Status Record (Type "S")

Record Type Code will be an ASCII "S".

Information from Status Byte-

Eight bytes of information. Each byte corresponds to one bit from the Status Byte. The value of each byte will be either an ASCII "0" or an ASCII "1" depending on the value of the associated bit. The leftmost byte corresponds to DIO bit #8 of the Status Byte. The rightmost byte corresponds to DIO bit #1.

Recording Status Description-

The 3 ASCII character description of the current K100-D recording status. It will be identical to the description that appears in the lower left corner of the K100-D CRT.

5.2.6 Message Records (Type "*")

Record Type codes must be an ASCII "*".

Display Data-

The character string will be displayed on the K100-D CRT. The display will start in the upper left corner of the CRT. Each set of 52 characters will be used to build one row of display characters. Continuation from one row to the next is done automatically. The display data characters should be standard 7-bit ASCII characters from hex "20" (a space) to hex "5F" (an "_"). In addition, the following non-ASCII characters may be displayed:

Hex Value	Displayed Character
"6B"	u
"6C"	m
"6D"	n
"6E"	≠
"6F"	→
"70"	∓
"71"	≒
"72"	←

An ASCII Shift Out control character (hex "0E") will cause the characters following the SO character to be displayed in reverse video. An ASCII Shift In Control Character (hex "0F") will cause the characters following the SI character to be displayed in normal video. The display data in each separate "*" record is assumed to start with normal video characters unless the first display data character is a Shift Out. SO and SI characters are not displayed on the CRT and do not count toward the 52 characters in each row.

In Status mode, the amount of data to display must not exceed 20 rows. In Timing and Data modes the amount of data to display must not exceed 24 rows.

NOTE: **(1) The transfer of data over the GPIB can be faster than the K100-D's character display rate. It is the responsibility of the talker to allow sufficient delay between "*" records. If a second "*" record is sent too soon after the first, the data in the second "*" record will not be displayed and the K100-D will indicate an error condition. The error condition is indicated by a service request from the K100-D and by DIO bit #1 of the K100-D status byte being set to a 1.**

(2) The talker should be careful to insert only valid characters in the Display Data part of the record. An invalid character can cause erratic operation of the K100-D or can cause an ASCII "?" to appear in the display.

5.3 Status Byte Output

DIO Bit #	Decimal Value for a 1 bit	Meaning
8	---	Not used (Always 0)
7	64	GPIB RQS bit (See IEEE STD 488-1978)
6	32	0=16 channel; 1=32 channel
5	16	0=Power up OK; 1=Error in power up
4	8	0=No Recording in progress 1=Recording in progress
3	4	0="SEND" not pressed; 1="SEND"ppressed
2	2	0=Error light off; 1=Error light on
1	1	0=No GPIB record error; 1=GPIB record error

NOTE: **(1) A "1" bit in DIO3, DIO2 or DIO1 will be accompanied by a service request from the K100-D.**

(2) A Service Request from the K100-D will remain pending until the GPIB controller performs a serial poll or until the next time the K100-D sends an "S" record, whichever comes first. After completion of a serial poll or after the sending of an "S" record the Status Byte bits corresponding to DIO bit #s 1, 2, 3 and 7 are reset to 0.

(3) A "0" bit in DIO4 transmitted during an auto-comparison test signals the end of the test. The K100-D will revert to the RDY status and will not automatically re-arm. Therefore, this bit can be used as a flag signal to the controller that the desired trace has been recorded and stored in the K100-D.

5.4 GPIB Information Line Display

In the Status Mode Display a GPIB information line is displayed whenever the GPIB is active. This line contains information to help the K100-D operator determine what is happening on the GPIB.

In Talk-Only mode the format of the line is:

GPIB**=TO

In Listen-Only mode the format of the line is:

GPIB**=LO

In the Talker/Listener mode the format of the line is:

GPIBaa=xx,yy,zz

where:

aa = two digit GPIB address of the K100-D.

	Mnemonic	Meaning	Corresponding States, IEEE Std 488-1978
xx =	TA	K100-D is addressed to be active talker or is active talker.	TADS or TACS or SPAS
	LA	K100-D is addressed to be active listener or is active listener.	LADS or LACS
	--	None of the above conditions is met.	TIDS and LIDS
yy =	LO	The K100-D can be controlled from the front panel. The GPIB controller has not issued a Local Lockout message.	LOCS
	RE	The K100-D cannot be controlled from the front panel unless the operator first presses the "LOCAL" key or unless the GPIB controller issues a GTL (Go to Local) message or sets the REN (Remote Enable) message false. The GPIB controller has not issued a Local Lockout message.	REMS *

Mnemonic	Meaning	Corresponding States, IEEE Std 488-1978
LW	The K100-D can be controlled from the front panel. The GPIB controller has issued a Local Lockout message.	LWLS
RW	The K100-D cannot be controlled from the front panel unless the GPIB controller issues a GTL (Go to Local) message or sets the REN (Remote Enable) message false. The GPIB controller has issued a Local Lockout message.	RWLS *

*The difference between REMS (Remote State) and RWLS (Remote With Lockout State) is that with REMS the operator may regain control by first pressing the "LOCAL" key. In RWLS pressing the "LOCAL" key will not have any effect. In RWLS only the GPIB controller can return control to the K100-D operator. Of course the operator can always regain control by turning the AC power off and then back on.

zz =	NP	The K100-D is not actively requesting service from the GPIB controller	NPRS or APRS
	SR	The K100-D is actively requesting service from the GPIB controller.	SRQS

5.5 Talk Only & Listen Only Modes

The K100-D supports the Talk Only and Listen Only modes of the GPIB. While there are probably many ways of using these modes, the two ways described below are likely to be the most common configurations.

A. One K100-D connected to a printer without a controller.

In this configuration the K100-D can dump status information and memory data to the printer. Since the K100-D encodes all its GPIB data bus messages in standard ASCII, these messages will print completely on almost any printer. The K100-D would be set to Talk Only while the printer would be in Listen Only.

B. Two K100-Ds connected to each other without a controller.

In this configuration one K100-D can transfer all its status information and memory data to the second K100-D. The sending K100-D would be set to Talk-Only while the receiving K100-D would be set to Listen Only.

The information sent by the Talk-Only K100-D depends on the information being displayed on that machine's CRT. If the display is in Status Mode, then status information will be sent. The status information will be for A, B or W depending on whether A, B or W is being displayed. If the display is in Data or Timing Mode, then memory data will be sent. The memory information will be for A or B depending on whether A or B is being displayed. Only data between (and including) the cursors are sent. Cursor position information is also sent.

The sending of data is accomplished by pressing the "SEND" key. Each time this key is pressed, up to date information is transmitted by the Talk-Only machine. Approximately (14) fourteen seconds are required to send all 1024 memory positions to the listening machine. During this time the Talk-Only machine will show "BSY" in the recording status indicator. No special indication is given on the Listen-Only machine while data is being received. However, the display on the Listen-Only machine will be updated after all memory data is received.

5.6 Address and Interface Mode Selection

The GPIB address of the K100-D and the interface mode (Talk/Listen, Talk Only, Listen Only) are determined by the positioning of dedicated switches. When the interface is installed as part of the original build order these switches are located on the back panel of the K100-D and are functionally marked as shown in Figure 5.1. Their current settings can be ascertained either by direct visual observation or by reading the GPIB Information Line Display as described in Section IV. The settings are read by the K100-D, however, only at the end of the Power-Up sequence. Any changes must either be made prior to turning on the instrument or by using the Reset switch.

The Reset switch causes the K100-D to begin the Power-Up sequence just as though the power had been completely shut off. Also, its position at the end of the Power-Up sequence is used to determine the End of Record terminator characters sent by the K100-D to the controller. This feature allows you to easily adapt your K100-D for use with a variety of controllers. For example, controllers made by Hewlett Packard and Systron Donner require both a carriage return (CR) and a line feed (LF) to properly terminate a record transfer while those made by Tektronix and Pet require a carriage return only. **Pushing down and releasing the Reset switch will cause the K100-D to reset, run through its Power Up sequence, read the new switch settings, and terminate all record transfers with both a carriage return and a line feed. Pushing the Reset switch down and then holding it up until the end of the Power Up sequence will cause the K100-D to terminate all record transfers with a carriage return only.** If access to the Reset switch or turning the power off is not convenient for your application you can also issue a direct command from the controller to the K100-D at any time specifying which terminator sequence the controller requires (see Section 5.2.4). The K100-D itself does not care and will respond properly to either sequence regardless of the controller's needs.



Figure 5.1. This photo shows the address and interface mode switches located on the lower left side of the K100-D back panel. Also shown are the GET output connector and the GPIB interface connector

Figure 5.2. K100-Ds retrofitted for GPIB have the switches located inside the unit instead of on the back panel. The functions and positions of these switches are as shown.





Side view of switch positions.

SWITCH FUNCTIONS

Switch #	Open	Closed	Switch #	Open	Closed
1	Add 1=1 (1)*	Add 1=0	5	Add 5=1 (16)	Add 5=0*
2	Add 2=1 (2)*	Add 2=0	6	Listen Only	*
3	Add 3=1 (4)*	Add 3=0	7	Talk Only	*
4	Add 4=1 (8)	Add 4=0 *	8	CR Only	CR+LF *

*Factory shipping positions

SECTION VI

CALIBRATION PROCEDURES

WARNING: These servicing instructions are for use by qualified personnel only. To avoid electric shock, do not perform any servicing other than that contained in the operation instructions.

6.1 Recalibration of Internal Circuits

The following calibration procedures are intended to be used in recalibrating the internal circuits of the Model K100-D. The entire circuitry was calibrated before shipment and should not require any recalibration for at least six months or 1000 hours of operation. Refer to the schematics and assembly drawings in Section VIII for additional help in locating devices referenced in this procedure. The raster scan display used in the K100-D has many adjustments that can be verified during power up "STATUS" mode.

6.2 Required Test Equipment

The test equipment listed in Table 6.1 are required to calibrate the K100-D.

Table 6.1 Test Equipment

Equipment	Manufacturer	Model No.
Digital Voltmeter	Dana	4200
Oscilloscope	Tektronix	475A
Pulse Generator	Tektronix	PG502

6.3 Calibration of Raster Scan Display

6.3.1 Front Panel Controls

To check the front panel function and software control, select AC input to 120 VAC, connect AC power input, and turn the K100-D ON.

1. The "POWER ON" LED and the "ERROR" LED should both come on.
2. The "ERROR" LED should go out after 12 to 13 s.
3. Within one minute the CRT should show the Status mode.
4. "POWER UP COMPLETE" should be in the upper left corner of the screen. This is the only time this label appears.
5. If a fault is detected in power up, "ERROR IN POWER UP" should appear in the upper left corner of the screen.
6. Check the screen in Figure 6.1 for the proper power-up format.
7. Check all modes for proper format and operation.
8. Verify the quality of the display by checking for a linear display, a stable horizontal sync, good intensity (brown out), and characters centered in the display field and CRT.
9. With "POWER UP COMPLETE," the diagnostic routine has performed the following checks.
   - All keys and switches on the front panel are checked for a "not pressed" condition.
   - All 32,768 bytes of processor RAM are checked by writing and reading data to and from every bit.

- All 24,576 bytes of processor ROM are checked.



Figure 6.1 Status Display and Keyboard

- All 1024 words of high-speed record memory are checked.

10. Remove the top cover of the K100-D by taking out six screws. The display board will be accessible.

NOTE: If an error has occurred, an error indication will be given. Go to the Maintenance section of the manual for a full explanation.

The display was fully calibrated prior to shipment on an alignment fixture. Any adjustment will be minor unless total failure has occurred. Calibration of the display is as follows.

Power up the K100-D. Status mode is shown. Verify the full display on the screen. Obtain the desirable display as follows (see Figures 6.1, 6.2 and 6.3):

- Adjust L2 for WIDTH.
- Adjust R14 for FOCUS.
- Adjust R23 for BRIGHTNESS.
- Adjust R37 for HEIGHT.

Adjust R37 (height) so that full Status mode display is shown 0.250 in. from top and bottom of screen (see Figure 6.2).

Adjust L2 (width) so that full status mode display is horizontally about 0.100 in. from the edges of the bezel (see Figure 6.2).

Adjust R14 and R23 to obtain a clear display.



Figure 6.2 Position of Status Mode Display

If total alignment is required, consult the Biomation Division factory for information.



Figure 6.3 Data Display Assembly

6.4 Power Supply Adjustments

> - CAUTION -
>
> **First select proper AC voltage on slide switches on the rear panel.**

Allow the unit to warm up for 10 to 15 minutes. After warm up, turn the power off and put the regulator board on the extender.

> - CAUTION -
>
> **Do not remove the regulator board immediately. After AC power has been turned off, allow 15 to 20 s for filter caps to discharge.**

Turn power on.

> - CAUTION -
>
> **Do not leave the regulator on the extender for more than 20 minutes.**

Adjust R30 for +5 V ±0.01 V at J10-4.

Adjust R2 for -5.2 V ±0.01 V at J9-3.

Check +12 V for +12 V ±0.6 V at J10-8.

Check +15 V for +15 V ±0.75 V at J10-11.

Check -2 V for -2 V ±0.06 V at J9-11.

Check for -12 V ±0.6 V at J10-9.

Turn power off and return the regulator board to its chassis position.

6.5 Threshold Adjustments

Place threshold board on the extender. Turn the K100 on and allow 2 to 3 minutes for power supplies to stabilize. See Figures 6.4 and 6.5.



Figure 6.4 Regulator Board



Figure 6.5 Threshold Board

Monitor IC 1E pin 1 with DVM. Perform the following tests while monitoring the test point.

KEYSTROKE		
THRESHOLD	VAR A	STEP 1
	VAR A	STEP 2
	VAR B	STEP 3
	VAR B	STEP 4
(20 times)	ENTER	

SPECIFY [VAR A] [-] STEP 1 [6] [.] [3] [5]

[VAR A] [+] STEP 2

[VAR B] [-] STEP 3

[VAR B] [+] STEP 4

[ENTER] [AUTO ARM]

1. Use "VAR A," "VAR A," and "-" for set up. Test point should read +6.35 ±50 mV. Adjust AO to obtain proper value.

2. Use "VAR A," "VAR A," and "+" for set up. Test point should read -6.35 ±50 mV. Adjust AG to obtain proper value.

3. Use "VAR B," "VAR B," and "-" for set up. Test point should read +6.35 ±50 mV. Adjust BO to obtain proper value.

4. Use "VAR B," "VAR B," and "+" for set up. Test point should read -6.35 ±50 mV. Adjust BG to obtain proper value.

KEYSTROKE [THRESHOLD] [TTL]

(20 times) [ENTER] [AUTO ARM]

1. Test point should read -1.40 ±50 mV. Readjust TTL to obtain proper value.

KEYSTROKE [THRESHOLD] [ECL]

(20 times) [ENTER] [AUTO ARM]

1. Test point should read +1.30 ±50 mV. Readjust ECL to obtain proper value.

Monitor all threshold outputs: THO-THCQ (20 each) for all the above tests. See Figure 6.6.



Figure 6.6

*NOTE: Some units have two ICs in each IC location, labeled A and B. Pins 1 and 7 are the outputs.

This procedure adjusts the threshold to its proper values, but if failure occurs contact the Customer Service Department at the factory, Phone (408) 988-6800, TWX 910-338-0509, for the Summation Alignment technique.

6.6 Record Memory Adjustments

Remove the "0-7" memory board (see Figure 6.10) and put on an extender. Turn the power on. Tests are performed using power up status mode.

Using input B, put a 1 MHz TTL square wave into channels 0-7.

1. If there is an error in power up, keystroke [CE].

2. Keystroke [AUTO ARM]. A flickering "BSY" should be displayed in the lower left corner of the screen. Keystroke [TIMING]. The timing mode should be displayed with some kind of data on channel 0-7.

3. Monitor test point IC 9A pin 12 ($\overline{WE}$) with Channel A of scope. With Channel B monitor test point IC 9A pin 1 (ADDR). Synchronize scope to Channel A.

NOTE: Superimpose the two patterns so as to create a common TTL threshold (+1.4 VDC).

a. Adjust D1 (R13) for 10 ns between the last address edge and falling edge of the $\overline{WE}$ (see Figure 6.7).



Figure 6.7

b. Adjust W1 (R14) for 10 ns between the $\overline{WE}$ rising edge and the first address edge. (See Figure 6.8).



Figure 6.8

4. Repeat procedure for Ø2, Ø3, and Ø4. See Figure 6.9 and Table 6.2.



Figure 6.9 Adjustments

Table 6.2

Testpoint		Adjust
Ø2	9D12	W2 (R20)
	9D1	D2 (R21)
Ø3	9B12	W3 (R6)
	9B1	D3 (R7)
Ø4	9E12	W4 (R14)
	9E1	D4 (R15)

5. Turn power off and return "0-7" memory to its chassis position. Repeat the process for "8-F" memory (see Figure 6.10). Use an input.

6. Turn unit off and replace "8-F" memory to its chassis position.



Figure 6.10 8-F Memory Location

6.7 Special Precautions

There is an adjustment on the record control board for a 100MHz oscillator. This adjustment was set at the factory using a special alignment technique. Do not change the setting unless failure occurs! Consult the factory for the alignment procedure. This adjustment is critical to the operation of the K100-D.

This completes the calibration of the Model K100-D Logic Analyzer.

SECTION VII

MAINTENANCE

7.1 Introduction

This section covers the K100-D self-diagnostic routine within the instrument. The diagnostic routine checks the microprocessor ROMs and RAMs. Repair of other boards can be performed with the aid of the technical description or additional information from the factory.

The drawings in Section VIII have been included to aid service personnel who wish to troubleshoot to the component level. Additional assistance in a particular problem can be obtained by contacting the Customer Service Department at the factory: Phone (408) 988-6800, TWX 910-338-0509.

In summary, there are two methods of service available:

1. Return the entire unit to the factory or service center for repair.

2. Troubleshoot the problem to the component level with the aid of the Technical Description and schematics or with the aid of factory personnel.

7.2 Diagnostic Routine and Indications

The K100-D diagnostic routine performs the following checks everytime the power is turned on.

1. All keys and switches on the front panel, except AC POWER, are checked for a "not pressed" condition. If any key or switch is pressed or shorted, an error indication is given.

2. All 32,768 bytes of microprocessor RAM are checked by writing and reading data to and from every bit. If any failure is detected, an error indication is given.

3. All 24,576 bytes of microprocessor ROM are checked. A parity byte is generated for each ROM when the ROM is "burnt." The parity value is generated again by the diagnostic routine and compared to the original parity byte. If there is a difference, an error indication is given.

4. All 1024 words of high-speed record memory are checked by writing and reading data to and from every bit. If any failure is detected, an error indication is given.

If no errors are discovered by the diagnostic routine, the following occurs:

1. As soon as the AC POWER switch is turned on, the ERROR light at the top of the keyboard will light. The CRT will display a random pattern. (If the K100-D is "cold" when power is turned on, nothing will be displayed until the CRT warms up. This usually takes longer than it takes to execute the diagnostic routine. In this case, steps 1 through 5 will not be seen on the CRT.)

2. The CRT will have an all bright display.

3. The CRT will be erased (i.e., the screen will be dark).

4. The CRT will display alternating black and white vertical lines.

5. The vertical lines will shift slightly. By the end of this step, about 4 s will have gone by since the power was turned on.

6. After about 13 s from power on, the ERROR light will go off and STATUS display will appear on the CRT. The message "POWER UP COMPLETE" will be in the upper left corner of the screen.

If an error has occurred, an error indication will be given. The following is a list of the error indications that can occur and the associated error description.

ERROR INDICATION	ERROR DESCRIPTION
The ERROR light is still on at least 20 s after power is turned on. It is not blinking.	The microprocessor has failed to reset and/or cannot run properly. No operation of the K100-D is possible.
The ERROR light starts to blink as soon as power is turned on. Pressing only the black "X" key for at least 1 s does not stop the blinking.	One or more keys or switches are pressed or shorted. The key or switch must be released or the short must be cleared before any further operation of the K100-D is possible. NOTE: The operator of the K100-D may check to see that a particular key or switch makes contact by doing the following procedure. 1. Turn the power off. 2. Press the key or switch. (If a switch under the CRT is being checked, it should be held either up or down.) 3. Without releasing the key or switch, turn the power on. The ERROR light should immediately start to blink and should continue to blink as long as the key or switch is pressed. 4. As soon as the key or switch is released, the ERROR light should return to a steady on state. The remaining diagnostics will run and if everything else is okay, normal operation will begin.
The ERROR light starts to blink within 6 s after power is on. Pressing only the black "X" key for at least 1 s turns the ERROR light off for as long as the key is pressed.	An error has been detected in either ROM or RAM of the microprocessor. To determine which part of ROM or RAM has the error, do the following. 1. Press the black "1" and the black "0" keys down **one key at a time.** Hold the key pressed for at least 1 s. Do not press any other key or switch. One of these keys will turn the ERROR light off for as long as the key is pressed. The other key will have no effect on the ERROR light. If the "1" key turns the ERROR light off, the error is in ROM. If the "0" key turns the ERROR light off, the error is in RAM.

ERROR INDICATION

ERROR DESCRIPTION

2. Press the white keys **one key at a time.** Hold the key pressed for at least 1 s. Do not press any other key or switch. One of these keys will turn the ERROR light off for as long as the key is pressed. The other keys will have no effect on the ERROR light. Note the number or letter of the key that turns the ERROR light off. If the error is a ROM error, do steps 3 and 5. If the error is a RAM error, do steps 4 and 5.

3. Find the ROM on the microprocessor PC board that has the same number or letter as noted in step 2. (The number or letter will be on the PC board immediately above the ROM.) That will be the ROM in error.

4. The table below gives the relationship between the number or letter of the key that turns off the ERROR light and the code for the defective RAM.

Key	RAM Code
0	B1
1	B2
2	B3
3	B4
4	B5
5	B6
6	B7
7	B8
8	C1
9	C2
A	C3
B	C4
C	C5
D	C6
E	C7
F	C8

NOTE: The C8 RAM is the first RAM tested. If it appears to be in error, it is likely that the problem is really somewhere else (e.g., a short in the address lines or chip select lines.) A check should be made for these other possible problems before replacing the RAM chip.

ERROR INDICATION

The ERROR light starts to blink 6 to 13 s after power on. A display, similar to Figure 7.1 appears on the CRT.



Figure 7.1

ERROR DESCRIPTION

The RAM code gives the PC board the row letter (either B or C) and the column number (1-8.) The row letters and column numbers are printed on the PC board, not on the chip.

5. The operator may attempt to bypass errors in microprocessor ROM or RAM by pressing the CE key for at least 1 s. If the CE key is pressed, the K100-D will skip the remaining diagnostics and go to the STATUS display. The message "ERROR IN POWER UP" will be in the upper left corner of the screen.

   Note that the K100-D may not function properly if an error is bypassed in this way.

An error has been detected in high-speed record memory. The display on the CRT gives the following information.

1. ADDRESS - The address within high-speed record memory (0 through 1023) where the error was detected.

2. PHASE - The phase within high-speed record memory (1 through 4) where the error was detected.

3. BIT PATTERN WRITTEN - The bit pattern that was written to high-speed record memory. Each bit corresponds to a particular channel (0 through 9 and A through F). The channel ID appears as a column heading on the display.

4. BIT PATTERN READ - The bit pattern that was read back from high-speed record memory.

Any difference between what was written and what was read is an error. Up to nine addresses with one or more bit errors will be displayed on the CRT. Usually, when a particular chip is bad, all addresses will have the same phase number and all addresses will have the same channel bit wrong. Refer to the record memory board schematic to locate the bad chip. If more than one phase is wrong or more than one channel bit is wrong, the error is usually a shorted trace or other PC board error. Other kinds of errors can cause these same indications.

ERROR INDICATION	ERROR DESCRIPTION
	The operator may attempt to bypass errors in high-speed record memory by pressing the CE key for at least 1 s. The K100-D will go to the STATUS display. The message "ERROR IN POWER UP" will be in the upper left corner of the screen. Note that the K100-D may not function properly if an error is bypassed in this way.

7.2.1 Failure Chart

The following setup shows how to read the failure chart. Refer to Figure 7.1.

HIGH SPEED RECORD MEMORY ERROR BIT PATTERN

Address/Phase FEDC BA98 765433210
(Channel Designation)

1/2 0100 1100 0111 0000 Written
(Data going into memory)
0100 1100 1111 0000 Read
(Data read out of memory)

2/3 1111 0000 0111 1100 Written

1111 0000 1111 1100 Read

(Phase of sample clock failed)

(Location in memory addressing)

NOTE: Upon reading this chart, notice Channel Designation 7 has 0 written and 1 read out of memory. This shows data is incorrect at Memory Address 1, Sample Clock phase 2.

Phase location on PCB:

Phase Ø1 Row A
Phase Ø2 Row D
Phase Ø3 Row B
Phase Ø4 Row F

Channel Location on PCB:

CHANNEL B	INPUT A	COLUMN on PCB
0	8	9
1	9	10
2	A	11
4	B	12
5	D	14
6	E	15
7	F	16

Locate the channel where the failure to read back what was written in occurred. Determine the phase of failure and its location in memory. Verify the inputs on the failed memory I.C. See Table 7.1.

NOTE: The Memory boards, when viewed from front of machine, can be identified as follows:

Channel 0-7: Third from right side.
Channel 8-F: Second from right side.

Table 7.1 Identification of Failed Record Memory IC Package Related to Input Channel and Clock Pulse.

Channel / Phase	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
1	9A	10A	11A	12A	13A	14A	15A	16A
3	9B	10B	11B	12B	13B	14B	15B	16B
2	9D	10D	11D	12D	13D	14D	15D	16D
4	9E	10E	11E	12E	13E	14E	15E	16E

7.3 Required Test Equipment

The following test equipment will be required to conduct the diagnostic procedure.

1. Two pulse generators capable of <1 ns rise and fall times. A minimum pulse width of 2 ns of output adjustable from -5 to +5 V into 50Ω with single pulse capability.

2. An oscilloscope: two channel DC to 200 MHz input bandwidth. Horizontal resolution to 1 ns.

3. A frequency counter, range 1 to 100 MHz (minimum).

7.4 Diagnostic and Troubleshooting Procedures

DIAGNOSTIC PROCEDURE

7.4.1 Equipment Set-Up

Connect the K100-D to AC power cord. Turn on the K100 and allow a few minutes for "POWER UP COMPLETE" status mode:

NOTE: The "POWER UP COMPLETE" status mode should appear in the upper left-hand corner of the display. If failure occurs, verify step 7.2, diagnostic.

Connect Input A and Input B probe sets to K100-D inputs.

Display should be as in Figure 7.2.



Figure 7.2

NOTE: The Power Up Status mode condition can be selected so that all channels start in TTL or ECL Threshold. The Clock can be started in INT or EXT ⁄ via the customer selection switches on the Record Control board. The switches are factory set so that all channels power up in TTL Thresholds and Internal Clock.

Depress Manual Enable, Arm, Enable and Trigger. Verify that lower left-hand corner of the display changes. RDY→EN?→TRIG?→BSY→RDY .

Depress [TIMING] , verify sixteen traces on screen. Data should be all logic Low levels.

Depress [STATUS] , [THRESHOLD] , [ECL] , 16 times, [ENTR] . Manual Arm .

Depress [M→A] , [TIMING] . Verify that there are sixteen traces on the screen. Data should be all logic High levels. Depress [STATUS] , [THRESHOLD] , [TTL] , 16 times [ENTR] Auto Arm.

7.4.2 Combinational Trigger

Set an external pulse generator for 1 MHz square wave at +3 V level (0 VDC baseline). Input to Channel 0.

Depress Auto Arm, Auto Enable, [STATUS], [TRIGGER] , Auto Arm. Verify that lower left-hand corner of the display changes RDY→BSY rapidly. Depress [TIMING] . Verify data on screen. Trigger point to show up on rising edge of data in the center of screen.

Depress [STATUS] , [ENABLE] , ["X"] , 14 times, ["1"] , ["X"] , [ENTR] .

Depress [TRIGGER] , ["X"] , 14 times, ["1"] , ["X"] , [ENTR] , Auto Arm.

Move input to channel 1. Verify display RDY→BSY rapidly changes.

Repeat for all channels 2-F. Change TRIGGER and ENABLE to "1" on channel under test. Return channel not under test to "X". Verify results.

Perform same test starting with channel 0, but change TRIGGER BIT to "0." Verify results.

Input external generator to channel 0 with all ENABLES set to "X." Set channel 0 TRIGGER to "1," all other channels to "X." Depress AUTO ENABLE and AUTO ARM. Verify RDY→BSY.

Set external generator to 1 MHz at ECL levels (-0.8 V to -2.0 V).

Depress [STATUS] , [THRESHOLD] , [ECL] , 16 times. [TRIGGER] , [F] , 4 times [ENTR]. Input to channel 0.

Depress AUTO ARM, [TIMING] , verify data on display. Remove input from channel 0.

Repeat test for all channels (1-F).

7.4.3 Threshold Checks

Depress [STATUS] [SPECIFY] , [A] , [-] , [4] , [.] , [0] , [0] , [ENTR] , [THRESHOLD] [A] 16 times [ENTR] .

Set external generator for 1 MHz square wave at -5 V level (0 VDC baseline). Input to channel 0. Depress [TIMING] and verify data on screen.

Repeat tests for channels 1-F.

Depress [STATUS] [SPECIFY] [A] , [+] , [4] [.] [0] [0] [ENTR] .

Depress [TRIGGER] [0] (white), 4 times. [ENTR]

Set external generator for 1 MHz square wave at +5 V level (0 VDC baseline). Input to channel 0. [TIMING] , verify data on screen.

Repeat tests for channels 1-F. Repeat tests using [B] in place of [A] and verify results.

7.4.4 Internal Clock

Depress [STATUS] , [THRESHOLD] [TTL] 16 times [ENTR], Auto Arm.

Set external generator to rates in Table 7.2. Verify [TIMING] diagram. Specify clock as in Table 7.2. Rearm (Auto Arm) is necessary after clock change.

Data may be input to any channel. The combinational trigger for channel used may be "1" or "0"; set all unused channels to "X."

Table 7.2

Data Rate	Clock Rate	Display Cycles
10 µs (square wave)	10 ns	1
	20 ns	2
	50 ns	5
	100 ns	10
100 µs (square wave)	200 ns	2
	500 ns	5
	1 µs	10
1 ms (square wave)	2 µs	2
	5 µs	5
	10 µs	10
10 ms (square wave)	20 µs	2
	50 µs	5
	100 µs	10
100 ms (square wave)	200 µs	2
	500 µs	5
	1 ms	10
1 s (square wave)	2 ms	2
	5 ms	5
	10 ms	10
10 s (square wave)	20 ms	2
	50 ms	5

Return all settings as in Figure 7.2.

[ENABLE] , Auto Arm, TRIGGER FILTERED

[3] [ENTR] , Auto Arm. Set external generator to +3 V (15 ns pulse width and 100 ns (Period) with 0 VDC baseline. Input to channel 0. Verify EN? Increase pulse to 20 ns. Verify that unit triggers. Perform values as in Table 7.3.

Table 7.3

F = 4	PW = 30 ns (triggers unit)
F = 5	PW = 40 ns (triggers unit)

7.4.5 Filter Tests

Depress Auto Enable. With F=5, reduce pulse width to less than 37 ns. TG? should appear.

7.4.6 Delay Insertion Tests

Return all settings as shown in Figure 7.2. Set external generator to 1 μs pulse, with single pulse capability. The signal should be at a +3 V level (0-VDC baseline).

Depress AUTO ENABLE. [STATUS] [DELAY] [8] [0] [0] [ENTR]. Arm the K100-D and manually pulse the generator. TIMING. Display should show pulse at 200 (TRIGGER-T).

Depress [STATUS] [DELAY] [4] [0] [0] [ENTR]. Arm the K100-D and manually pulse the generator. [TIMING]. Display should show pulse at 600 (TRIGGER-T).

Depress [STATUS] [DELAY] [2] [0] [0] [ENTR]. Arm the K100-D and manually pulse generator. [TIMING]. Display should show pulse at 800 (TRIGGER-T).

Depress [STATUS] [DELAY] [1] [0] [0] [ENTR]. Arm the K100-D and manually pulse generator. TIMING. Display should show pulse at 900 (TRIGGER-T).

Return all settings as shown in Figure 7.2. Pulse generator should be set for 1 μs.

Depress [CLOCK] [20] [ns] [ENTR]. EVENTS DELAY [DELAY] [4] [ENTR] AUTO ARM. [TIMING].

Pulse generator five times. Verify that the edge (positive going) is at the center of the screen.

[SPECIFY] [DELAY] [8] [ENTR] AUTO ARM.

Pulse the generator nine times. Verify that the edge (positive going) is at the center of the screen.

NOTE: 100 MHz operation is not specified in EVENTS DELAY.

7.4.7 Display Functions

Power down K100, then turn on. Allow five minutes for warm up.

Depress [TIMING]. Verify data as in Figure 7.3.

Depress [X5]. Verify data as in Figure 7.4.

Depress [X10]. Verify data as in Figure 7.5.



Figure 7.3



Figure 7.4



Figure 7.5

Depress X20 . Verify data as in Figure 7.6.



Figure 7.6

Depress [SPECIFY] [←] CURSOR [5] [0] [0] [ENTR] . Verify that the vertical line at the left-hand edge of the display is "T."

Depress [SPECIFY] [→] REFERENCE [5] [2] [4] [ENTR] . Verify that vertical line at center of screen is "524."

Observe the characters at the bottom of the display. They should read as follows:

RDY T:500 C ⟨500⟩ R ⟨524⟩ R-C = +24 (0.24 μs).

Depress [SPECIFY] [→] REFERENCE [5] [1] [0] [ENTR] . Verify that the vertical line moves left to "510."

Observe the characters at the bottom of the display. They should read as follows:

RDY T:500 C ⟨500⟩ R ⟨510⟩ R-C = +10 (0.10 μs).

Depress [DATA] [BIN] . Verify that the display is as in Figure 7.7.



Figure 7.7

Depress [OCTAL] . Verify that the display is as in Figure 7.8.



Figure 7.8

Depress [HEX] . Verify that the data on display is as in Figure 7.9.



Figure 7.9

Depress [A] . No change of data.

Depress [A→B] . [M→A] . Verify data is all Logic Low levels.

Depress [B] . Verify that the data on display is as in Figure 7.9.

Depress [A/B] . Verify that the data alternates between all Logic Low levels and Figure 7.9.

Power down K100, then power up. Allow a few minutes for warm up. (This allows A to be inputted with data.)

Depress [DATA] [SPCL] . Verify that the display is as in Figure 7.10.



Figure 7.10

Depress [SEARCH] . Verify that the display is as in Figure 7.11.



Figure 7.11

Depress [→] CURSOR down. Display should update (addresses change). Single step [→] CURSOR; verify single increments of Address. Return cursor to Address OOOO* by depressing [←] cursor.

Depress [SPECIFY] [SEQ] [SPACE] 8 times. [ENTR] [HEX]. Verify that the display is as in Figure 7.12.



Figure 7.12

Depress [SPECIFY] [SEQ] [SPACE] 8 times. [7] [SPACE] [6] [SPACE] [5] [SPACE] [4] [SPACE] [3] [2] [1] [0] [SPACE] 2 times, [ENTR], Auto Arm. Verify display as in Figure 7.13.



Figure 7.13

Depress [TIMING]. Verify that the display is as in Figure 7.14.



Figure 7.14

Depress [SPECIFY] [SEQ] [SPACE] enough to place (-) under 3. [ENTR] . Verify display as in Figure 7.15.



Figure 7.15

7.4.8 Auto Compare Operation

Set external generator for 10 MHz square wave at +3 V level (0 VDC baseline). Input to channel 0.

Return settings as in Figure 7.2. Auto Arm. [TIMING] [X20] [SPECIFY] [←] CURSOR [5] [0] [0] [ENTR] [SPECIFY] [→] REFERENCE [5] [0] [3] [ENTR] . Verify the data and that

the vertical lines move.

Depress [A→B] [AUTO MODE] [A ≠ B] [LIMITS] [ENTR] Auto Arm. Verify that the lower left-hand corner rapidly changes RDY→BSY.

Depress [⟶] REFERENCE . Verify that the display stops and that RDY is shown. Depress [A/B]. Verify that the data alternates between old versus new.

Depress [A], [AUTO MODE] , Auto Arm. The display data and the vertical lines move.

7.4.9 Input Performance

Return settings as in Figure 7.2.

Depress [INPUT] [0-7] [LATCH] [ENTR] [INPUT] [8-F] [LATCH] [ENTR] [TRIGGER] [0] white 4 times [ENTR] . [TIMING] [X5] Auto Arm. Input data as in Figure 7.16.

Verify individual channel performance.

PERIOD = 100 ns
PULSE WIDTH = 6 ns at V_{TH}



Figure 7.16

Verify no data dropouts. Allow to run a few minutes.

Depress [STATUS] [SPECIFY] [TRIGGER] [F] 4 times [ENTR] [SPECIFY] [THRESHOLD] [ECL] 16 times. [ENTR] [TIMING] [X5].

Auto Arm. Input data as in Figure 7.17. Verify individual channel performance.



Figure 7.17

Verify no data dropouts. Allow to run a few minutes.

7.4.10 Qualifier Tests

Return settings as in Figure 7.2.
SPECIFY | TRIGGER | "X" | 16 times | "0" | 2 times | ENTR | .

Set external generator for 10 ns at +2 V level (pulse width at +1.4 V), 0 V baseline, 100 ns period.

Input to Q1, Auto Arm. Verify that unit runs. Move to Q2. Verify results.

Set external generator for 10 ns at -0.8 V level (pulse width at -1.3 V), -2 V baseline, 100 ns period.

Depress | TRIGGER | | "X" | 16 times | "1" | 2 times | ENTR | . | THRESHOLD | | TTL | 16 times | ECL | 2 times | ENTR |.

Input to Q1, Auto Arm. Verify that unit runs. Move to Q2. Verify results.

Return unit settings as in Figure 7.2.

Set external generator #1 for 100 kHz square wave at TTL levels. Set external generator #2 for 50 MHz square wave at TTL levels.

Input generator #1 to channel 0, and generator #2 to CK. Auto Arm. | TIMING |

Verify that data runs. | SPECIFY | | CLOCK | | EXT/ | | ENTR | . Verify that data runs (no breakup). | SPECIFY | | CLOCK | | EXT\ | | ENTR | , no breakup. Place CQ on a +5 V level source. Depress CLOCK | EXT/ | | "0" | | ENTR |. Auto Arm. Display stops. Remove +5 V. Source, unit runs.

THIS ENDS THE DIAGNOSTIC PROCEDURE FOR THE MODEL K100-D.

SECTION VIII

SCHEMATICS AND ASSEMBLY DRAWINGS

8.1 INTRODUCTION

This section contains Schematic Diagrams, Assembly Drawings, Parts Lists and Wire Lists for the K100-D Logic Analyzer.

8-2 LIST OF DRAWINGS

The drawings contained in this section are arranged sequentially by drawing number.

8.3 PARTS LIST

The list of material (LM) associated with each assembly part is included with the assembly drawing.

The following drawings and parts lists are provided in this section:

DRAWING NUMBER	DESCRIPTION
0112-0010	Front End Board Assembly
0112-0011	Front End Board Schematic
0112-0030	Record Control Board Assembly
0112-0031	Record Control Board Schematic
0112-0035	Power Supply Assembly
0112-0115	Front Panel Board Assembly
0112-0116	Front Panel Board Schematic
0112-0120	Keyboard Assembly
0112-0121	Keyboard Schematic
0112-1003	Top Assembly
0112-1015	Mother Board Assembly
0112-1016	Mother Board Wiring Diagram
0112-1020	Record Memory Board Asembly
0112-1021	Record Memory Board Schematic
0112-1040	Threshold/GPIB Board Assembly
0112-1041	Threshold/GPIB Board Schematic

SCHEMATIC AND ASSEMBLY DRAWINGS (Cont'd)

DRAWING BOARD	DESCRIPTION
0112-1050	Regulator Board Assembly
0112-1051	Regulator Board Schematic
0112-1060	K100-D MPU Board Assembly
0112-1061	K100-D MPU Board Schematic
0113-0005	Data Display Board Assembly
0113-0006	Data Display Board Schematic



NOTES:

1. 6H MUST BE MOTOROLA ONLY.
2. TWISTED PAIRS '8' AND '9' TO BE 18"
3. INSULATE WITH "KAPTON" SILICONE MASKING TAPE AREA UNDERNEATH CONNECTOR

3 (14) -10 & -30 VERSIONS
3 (46) -20 VERSION

(35)

1 -10 & -30 VERSIONS 3 (3)
-20 VERSION 3 (47)

DWG. NO. 0112 0010 | REV EG

ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE
	AA	1276	REVISED PER ECO.	JWC	RD	6/12/76
	BB	1304	REVISED PER ECO	MB		9/28/76
	CC	1334	VOID	MB		9/21/76
	DD	1540	REVISED PER ECO REDRAWN —	MB		3/24/77
	FF	1641	REVISED PER ECO N°	JWC		4/19/77
	EG	4645	REVISED PER ECO 12-584	SAR		8/4/84
	EG	5051	REDRAWN PER ECO#	SWD	DBB	11/7/84

DASH NO	NUMBER	QTY	NEXT ASSEMBLY
-30	0112-1003-20	1	
-30	0112-1003-10	1	
-20	0112-0003-50	1	
-20	0112-0003-40	1	
-20	0112-0003-30	1	
-10	0112-0003-20	1	
-10	0112-0003-10	1	

DO NOT SCALE DRAWING
REMOVE ALL BURRS AND SHARP EDGES
DIMENSIONS ARE IN INCHES AND APPLY OVER ABOVE FINISHES EXCEPT PAINT
SURFACE ROUGHNESS
TOLERANCE
DIMENSIONAL: X ± .1, ANGLES ± 1°, XX ± .05, XXX ± .010
HOLE SIZE: 0 .599 - .003, 600 .999 - .004, 1000 ± 498 .005

	NAME	DATE
DRAWN	N GAINES	6-1-77
CHECKED	T McCANN	9-26-77
PROJ ENG	C BLANDAMG	9-26-77
MANUFACTURING	ALLEN G MEHR	10-13-77
QUALITY ASSUR	John Tompson	10-13-77
ENG SERV		DATE

PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
			1

GOULD biomation

TITLE: FRONT END P.W.B K100

SCALE	SIZE	PART NUMBER	REV
2:1	D	0112-0010	EG

CODE | SHEET 1 OF 1

COMMENTS		TOTAL COST	UNIT COST

ASSEMBLY TIME	COMPONENT LEAD SPACING

ITEM	QUANTITY PER ASSEMBLY -60	-50	-40	-30	-20	-10	PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
19				1	1	1	3000-5106	RES	R34		51Ω ¼W 5%	
20				2	2	2	3000-8206	"	R23, 37		82Ω ¼W 5%	
21				5	5	5	3000-1300	"	R19-22, 47		130Ω ¼W 5%	
22				28	28	28	3000-3300	"	R1-16, R35, R36, R66, R67 R38, 40, 41, 43, 46, 48, 68, 69		330Ω ¼W 5%	
23				9	9	9	3000-6800	"	R27-33, R39, R45		680Ω ¼W 5%	
24				2	2	2	3000-1002	"	R42, 44		10K, ¼W 5%	
25				1	1	1	3700-0052	RES PACK	5C		8 PIN SIP 680Ω	
26												
27				18	18	18	3700-0031	" "	1D-5D, 8D-11D, 1F-5F 8F-11F		8 PIN SIP, 330Ω	
28				1	1	1	3700-0029	" "	7N		16 PIN	
29				6	6	6	3700-0038	" "	RP1-RP6		8 PIN SIP 51Ω	
30				18	18	18	3000-1001	RESISTOR	R26, R49, R50-65		1K, ¼W 5%	
31				1	1	1	6000-0242	HOUSING			RECEPTACLE	
32				2	2	2	9000-0037-04	COAX ASSY	5, I,		4" PIN	
33				1	1	1	0112-0228-01	EJECTOR, STAMPED	A1			
34				1	1	1	7000-0120	EJECTOR				
35				A/R	A/R	A/R	———	WIRE INSULATED			24 AWG	
36				3.5	3.5	3.5	7160-0024-34	TWIST PAIR WIRE			24 AWG BLK/RED	

REF. DRAWINGS	REV	DESCRIPTION	DATE	DWN	CKD	APPD

DASH NO.	NUMBER	QTY
10	0112-0003	
	NEXT ASSEMBLY	

	DRAWN	DATE
	J DOUGHTY	5/10/77
	CHECKED	
	ENGINEER	
	MANUFACTURING	
	QUALITY ASSURANCE	

LIST OF MATERIAL

FRONT END PWB

K100

CODE IDENT 57062

MODEL

biomation

B | 0112-0010 | REV EG

CODE

SHEET 2 OF 3

COMMENTS		TOTAL COST	UNIT COST

ASSEMBLY TIME	COMPONENT LEAD SPACING
	RES .4 CAP .01mf .25 47/6 .2 22pf .150 HIGHEST USED R80 C37

ITEM	QUANTITY PER ASSEMBLY -60	-50	-40	-30	-20	-10	PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
1				—	—	1	0112-0012-10	PWB				
2				2	2	2	6000-0271	HEADER, 20 PIN	J22, J23		20 PIN 2 ROWS, .1 SPACING	
3				1	—	1	0112-0207-20	CABLE ASSY	P31		59"	
4				1	1	1	1800-0105	I.C.	6K	74LS00		
5				9	9	9	1850-0043	I.C.	1A-5A, 8A-11A,	10216		
6				16	16	16	1850-0025	I.C.	1C-4C, 8C-11C 1B-4B, 8B-11B	10106		
7				9	9	9	1850-0051	I.C.	1E-5E, 8E-11E	10130		
8				9	9	9	1850-0019	I.C.	1H-5H, 8H-11H,	10231		
9				27	27	27	1850-0030	I.C.	1J-5J, 8J-11J, 1K-5K, 8K-11K, 1M-5M, 8M-11M,	10121		
10				4	4	4	1850-0044	I.C.	7H, 7E, 7J, 7C	10211		
11				14	14	14	1820-0053	I.C.	1L-11L, 5B, 7B, 6J,	4724		
12				9	9	9	1850-0045	I.C.	1N-4N, 8N-11N 6E	10117		
13				2	2	2	1850-0055	I.C.	5N, 7K	10016	ALT. 1850-0023 1850-0082	
14				1	—	1	0112-0207-10	CABLE ASSY.	P30		59"	
15				14	14	14	1400-0019	TRANSISTOR	Q1-Q14	2N3906		
16				1	1	1	7200-0025	MOUSE TAIL			1" SMALL RND	
17				31	31	31	4000-0005	CAP.,	C1-C18, C20-C27 C32-C36		.01μf /50V	
18				3	3	3	4300-0025	CAP.,	C29-C31		47μf 16V, 10%	

REF. DRAWINGS	REV	DESCRIPTION	DATE	DWN	CKD	APPD
		SEE HISTORY				
	EF	REVISED PER ECO NO 4701	3-20-78	JWC	DW	
	EG	REVISED PER ECO NO 4843	9-26-78	SAR	DW	
	EG-1	REVISED CHANGE PER ECO 5052	9-26-78	SAR	DW	

DASH NO.	NUMBER	QTY
-30	0112-1003-20	1
-30	0112-1003-10	1
-10	0112-0003-10	1
-10	0112-0003-20	1
-20	0112-0003-30	1
-20	0112-0003-40	1
-20	0112-0003-50	1
	NEXT ASSEMBLY	

	DRAWN	DATE
	J Doughty	5/10/77
	CHECKED	9-26-78
	ENGINEER	9-26-78
	MANUFACTURING	
	QUALITY ASSURANCE	10/13/78

LIST OF MATERIAL

FRONT END PWB

K100

CODE IDENT 57062

MODEL K100-D

biomation

B | 0112-0010 | REV EG

CODE

SHEET 1 OF 3

	37	1	1	—	0112-0012-20	PWB	
	38	1	1	1	1850-0075	I.C.	6H — 10231 MOTOROLA ONLY
	39						
	40	2	2	2	3000-3600	RES	R70,71 — 360Ω, 1/4W, 5%
	41	2	2	2	3000-2400	RES	R72,73 — 240Ω, 1/4W, 5%
R77,78 -20 ASSY ONLY	42	4	4	2	3000-7506	RES	R74,75,77,78 — 75Ω, 1/4W, 5%
	43	1	1	1	3000-1006	RES	R76 — 10Ω, 1/4W, 5%
	44	1	1	1	3000-2001	RES	R25 — 2K, 1/4W, 5%
	45	2	2	2	3000-8200	RES	R79,80 — 820Ω, 1/4W, 5%
	46	—	1	-	0112-0207-30	CABLE ASSY	P30 — 39"
	47	—	1	-	0112-0207-40	CABLE ASSY	P31 — 39"
	48	1	1	—	9000-0037-03	COAX ASSY	SX — 3"
	49	1	1	1	3700-0019	RES PACK	7F — 220Ω, 8 PIN SIP
	50	6	6	6	7200-0008	TYWARP	
	51						
	52	1	1	1	4100-0007	CAPACITOR	C37 — 22 pf 500V 5%

JIM SAKODA 2-22-79

FRONT END PWB
K100 57062
K100-D

10 0112-0003 1

0112-0010 EG
3 3

SIGNAL	SOURCE	DESTINATION
IN0	J22 - 1	1A - 13
IN6	- 2	1A - 12
IN1	- 3	1A - 10
IN1	- 4	1A - 9
IN2	- 5	2A - 13
IN2	- 6	2A - 12
IN3	- 7	2A - 10
IN3	- 8	2A - 9
IN4	- 9	3A - 13
IN4	- 10	3A - 12
IN5	- 11	3A - 10
IN5	- 12	3A - 9
IN6	- 13	4A - 13
IN6	- 14	4A - 12
IN7	- 15	4A - 10
IN7	J22 - 16	4A - 9
IN8	J23 - 1	11A - 9
IN8	- 2	11A - 10
IN9	- 3	11A - 12
IN9	- 4	11A - 13
INA	- 5	10A - 9
INA	- 6	10A - 10
INB	- 7	10A - 12
INB	- 8	10A - 13
INC	- 9	9A - 9
INC	- 10	9A - 10
IND	- 11	9A - 12
IND	- 12	9A - 13
INE	- 13	8A - 9
INE	- 14	8A - 10
INF	- 15	8A - 12
INF	J23 - 16	8A - 13

REV			DATE
E5	PER ECO Nº 4201 JWC		
EG	REVISED PER ECO 4893 12-3-80 SR		

REV			DATE
J	REVISED PER ECO Nº 0823	J.C.	7-17-79
K	REVISED PER ECO Nº 0922	D.E.	8/16/79 TH
L	REVISED PER ECO Nº 0942	S.R.	10-1-79 TH
M	REVISED PER ECO Nº 0952	S.R.	10-1-79 TH
N	REVISED PER ECO Nº 1226	S.R.	5-13-80 TH
P	REVISED PER ECO Nº 1276 RD	JWC	6-12-80
R	REVISED PER ECO Nº 1306	MB	3-25-81

REV	Description		Date
A	released for pilot run		
B	EN 0852 added 6H, chg resistors, and ECO-67 chg from 10131 to 10231		28-8-78
C	EN 0837 new revised pilot run for 4150 Rec. Memory		28-8-78
D	EN0908 new A/W for production		28
E	INCORP ECO #0606	TH	RM 2-21-79
F	INCORP ECO # 0675	TH	RM 2-21-79
G	INC ECO# 0735	TH	RM 3-2-79
H	INCORP ECO # 0822		SR 5-21-79

SIGNAL	DESTINATION	SOURCE
DATA 0	P30-16	1N-15
DATA 1	-15	1N-14
DATA 2	-2	1N-2
DATA 3	-14	1N-3
DATA 4	-3	2N-15
DATA 5	-13	2N-2
DATA 6	-4	2N-3
DATA 7	-12	3N-15
DATA 8	-5	3N-14
DATA 9	-11	3N-2
DATA A	-6	3N-3
DATA B	-10	4N-15
DATA C	-7	4N-14
DATA D	-9	4N-2
DATA E	P30-8	4N-3
DATA F	P31-16	11N-2
DATA 10	-1	11N-3
DATA 11	-15	11N-5
DATA 12	-2	11N-14
DATA 13	-14	10N-2
DATA 14	-3	10N-3
DATA 15	-13	10N-15
DATA 16	-4	10N-14
DATA 17	-12	9N-2
DATA 18	-5	9N-3
DATA 19	-11	9N-15
DATA 1A	-6	9N-14
DATA 1B	-10	8N-2
DATA 1C	-7	8N-3
DATA 1D	-9	8N-5
DATA 1E	-8	8N-14

RP3 51Ω 10216 — d1,3,5,7, B,A,C,E — IN0 / IN1 — 1A — 1D-2 330Ω, R1-R8 330Ω — -5.2V

CH 1 SAMPLE MODE

CH 0 SAMPLE MODE

RP3 E1 — d0,2,4,6, 9,B,D,F — IN0 / IN1 — 1A — 1D-3 330Ω, 1D-4 330Ω — -5.2V

1D-5 330Ω -5.2V — 1B 10106 — 1E 10130 — 1H 10231 — 1D-8 330Ω -5.2V

1D-6 330Ω -5.2V — 1C 10106 — 1E 10130 — 1H 10231 — 1D-7 330Ω -5.2V

IF-7 IF-4 IF-8 IF-3 330Ω -5.2V — IF-6 330 -5.2 — IF-5 330 -5.2 — IF-2 330 -5.2V — R9 330 -5.2V

ASYN. TRIGGER — IJ 10121 — R23 82Ω -5.2V

TRIGGER — IK 10121

TRIGGER ENABLE — 1M 10121 — select input data — select CPU data

CH1,3,5,7,8,A,C,E — 1N 10117 — DATA N

CH0,2,4,6,9,B,D,F — 1N 10117 — DATA N

DATA N 0,1,3,5,7, 8,A,C,E

DATA N 0,2,4,6, 9,B,D,F

SH2

1 — R19 130Ω — CH 0,1,2,3

3 — R21 130Ω — CH C,D,E,F

4 — R22 130Ω — CH 8,9,A,B

2 — R20 130Ω — CH 4,5,6,7,Q1,Q2

SYNC 10117 — 6E — P1-15 — P1-S — -5.2V — R25 2K

R34 51Ω

RP2-2 51Ω 10216 — J22-18 $\overline{Q1}$ — 5A — 5D-3 330Ω -5.2V — 5E 10130 — 5H 10231

RP2-4 51Ω 10216 — J22-20 $\overline{Q2}$ — J22-19 Q2 — 5A — 5D-4 330Ω -5.2V — 5E 10130 — 5H 10231

RP2-3 51Ω — RP2-5 51Ω

ASYN. TRIGGER — 5J 11121 — 330Ω TYP. 5F-7 5F-4 5F-8 5F-3 -5.2V

TRIGGER — 5K 10121

TRIGGER ENABLE — 5M 11121

R42 10K

R36 330 -5.2V

R44 10K

P1-11 P1-M -2V — C29 47/6

330Ω (TYP) 5D-7 5F-2 5F-5 5F-6 5.2V

SH2 8 — R72 240Ω R70 360Ω -5.2V

SH2 9 — R73 240 R71 360Ω -5.2V

TRIG. — 6H 10231 — TRIGGER — 7K — R67 330Ω -5.2V — P1-13 P1-P — 6

R35 330Ω -5.2V — TO 1K3, 2K3 — TO 3K3, 4K3 — TO 11K3, 10K3 — TO 9K3, 8K3

5N — R66 330Ω -5.2V — TO 1M3, 2M3 — TO 3M3, 4M3 — TO 11M3, 10M3 — TO 9M3, 8M3

R43 R44 R45 R46 330Ω (3PLCS) -5.2V — C37 22pf — R76 (SH2) — GND

TRIG. EN — 6H 10231 — R47 R48 R49 330Ω (3PLCS) -5.2V — P1-14 P1-R — 5

P1-1 P1-A P1-2 P1-B -5.2V — C30 47/6

P2-1 P2-A P2-2 P2-B +5V — C31 47/6

P1-27 P1-28 P1-AE P1-AF P2-27 P2-28 P2-AE P2-AF

CPU DATA — CH.2 2N-10 — CH.3 2N-6 — CH.4 3N-10 — CH.5 3N-6 — CH.6 4N-10 — CH.7 4N-6 — 6L 4724

CH.8 11N-6 — CH.9 11N-10 — CH.A 10N-10 — CH.B 10N-6 — CH.C 9N-6 — CH.D 9N-10 — CH.E 8N-6 — CH.F 8N-10 — 7L 34724

A0 A1 A2 — D0 D1 D2 D3 D4 D5 D6 D7 — $\overline{E_1}$ $\overline{E_2}$ — CL

R 79 820 — R 80 820

SELECT SAMPLE MODE

A2	Q0	CH.0 to 1C-6, 10, 12
A1	Q1	CH.1 to 1B-6, 10, 12
A0	Q2	CH.2 to 2C-6, 10, 12
4724	Q3	CH.3 to 2B-6, 10, 12
E	Q4	CH.4 to 3C-6, 10, 12
5B	Q5	CH.5 to 3B-6, 10, 12
DIN	Q6	CH.6 to 4C-6, 10, 12
CL	Q7	CH.7 to 4B-6, 10, 12

A2	Q0	CH.8 to 1B-6, 10, 12
A1	Q1	CH.9 to 1C-6, 10, 12
A0	Q2	CH.A to 2B-6, 10, 12
4724	Q3	CH.B to 2C-6, 10, 12
E	Q4	CH.C to 3B-6, 10, 12
5B	Q5	CH.D to 3C-6, 10, 12
DIN	Q6	CH.E to 4B-6, 10, 12
CL	Q7	CH.F to 4C-6, 10, 12

A1	Q0	select CLR=1 (6E-1)
A0	Q1	select CLR=0 (6E-5) (SH2)
4724	Q2	select INT CLK (TJ-5)
E	Q3	select EXT SYNC
6J	Q4	select EXT CLK
DIN	Q5	select INPUT DATA
CL	Q6	select CPU DATA

NOTES:

1. ALL CIRCUITRY ABOVE DOTTED LINE IS REPEATED 8 TIMES
2. 6H 10231 DEVICE TO BE MOTOROLA ONLY
3. SUBSTITUTES FOR 5N & 7K ARE 10010, 95010 10016, 95016, 10000, 95000.

C. Harding	4-22-77				
T. McGann	9-26-78	SCHEMATIC	K100-D		
C. Harding	9-26-78	FRONT END	PWB		REV
	10/1/78	—	D 0112-0011		EG
	10/3/78			1	2

FROM SHT 1 (14 PLCS)

A0 A1 A2 D0 D1 D2 D3 D4 D5 D6 D7 CL

7N-1 7N-6 7N-11 7N-10 7N-4 7N-13 7N-7 7N-15 7N-2 7N-3 7N-14 7N-9 7N-5 7N-12

330Ω

2N3906 TYP (14 PLCS)

Q1 Q6 Q4 Q14 Q10 Q13 Q11 Q9 Q12 Q8 Q5 Q3 Q7 Q2

680Ω TYP (14 PLCS)

5C-8 5C-6 5C-4 R30 R27 R28 R29 5C-2 R31 R32 R33 5C-7 R39 R45

220Ω

8 16

+5V GND -5.2V

MRST FEWE A3

P1-Z P1-22 P1-Y P1-AD P1-26 P1-AC P1-25 P1-AB P1-24 P1-AA P1-23 P1-20 P1-X P1-21

12 13 6K 74LS00 11 16

5 4 6K 74LS00 6 7 +5.2V

1 2 6K 74LS00 3

R26, 1K

R45 1K

SELECT CQ"1" 6J-4 (SH1)

SELECT CQ"0" 6J-5 (SH1)

6E 10117

-5.2V

10211 (TYP)

7F 8 6 4 220Ω (TYP) -5.2V

QUAL 7C

INT 7C

EXT⌋ 7E

EXT⌊ 7E

EXT⌋ 7H

EXT⌊ 7H

QUAL 7J

INT 7J

SH 1

10216

J23-18 CQ

J23-17 CQ

8A RP5

5D 330Ω (TYP)

51Ω (TYP)

R78 75Ω

R74 75Ω

R75 75Ω

R77 75Ω

J23-19 CK

J23-20 CK

5A 10216

-2V

6J-9 (SH1) SELECT EXT ⌋ CLK

6J-10 (SH1) SELECT EXT ⌊ CLK

R76 10Ω

6H-9

8 18" 5N-13

9 18" 7K-13

SH1

5D-2 330Ω -5.2V

P32-1 I

SELECT INT CLK 6J-7 (SH1)

R37 82Ω

R47 130Ω -5.2V

SX P32-3

S P32-2

7F 2 220Ω -5.2V

-20 VERSION

R68 -5.2V 330Ω

10A

R69 -5.2V 330Ω

11A

9A

7J

S P32-2

7F 2 220Ω -5.2V

-10 VERSION

J Daughty 5-16-77

SCHEMATIC K100D
FRONT END PWB
— D 0112-0011 EG
2 2



REV A: PROTOTYPE ONLY
REV B: REDESIGNED, EN 0836 TMH 3-14-78
REV C: EN 0832 PILOT RUN UPDATE. CB 7-28-78
REV D: EN 0897, REWORK FOR -0150 REC. MEMORY CB 8-29-78
REV E: UPDATED PER EN 0908, RELEASED TO PRODUCTION (RE-DRAWN) TMH 9-25-78
REV F: INCORP. ECO# 0583 TM JML 1-30-79
REV G: INCORP. ECO# 0636 TM JML 2-1-79
REV H: INCORP. ECO# 0676 TM JML 2-1-79
REV J: INCORP. ECO# 0695 TM JML 2-9-79
REV K: INCORP. ECO# 0721 TM TMH 3-14-79
REV L: INCORP. ECO# 0736 TM TMH 3-14-79
REV M: INCORP. ECO# 0751 TM TMH 3-14-79
REV N: INCORP. ECO Nº 0776 TM RUSSELL 4-30-79
REV P: INCORP ECO Nº 0804 RUSSELL 6-20-79
REV R: INCORP ECO Nº 0830 RUSSELL 6-20-79
REV S: INCORP ECO Nº 0882 JM CARROLL 9-10-79 TM
REV T: INCORP ECO Nº 0888 J CARROLL 9-10-79 TM
REV U: INCORP ECO Nº 0897 J CARROLL 9-10-79 TM
REV V: INCORP ECO Nº 0912 J CARROLL 9-10-79 TM
REV W: REVISED PER ECO Nº 0952, SR 10-2-79
REV X: REVISED PER ECO NO 1114 JWC 3-18-80 TM
REV Y: REVISED PER ECO Nº 1140 SR 4-14-80 TM
REV Z: REVISED PER ECO Nº 1312 DWC 10-7-80 RDC

CONNECTOR TABLE

FROM SIGNAL / PIN #	ITEM #	TO CONN. / PIN #	
I (17B-13)	65 SOCKET	P32-1	
S (15E-7)	65 SOCKET	-2 (67)	TO FRONT END
SX (15E-5)	65 SOCKET	-3	
C1 (14E-3)	66 SOCKET	P33-1	
R1 (13E-3)	65 SOCKET	-2 (67)	TO REC. MEM. (0-7)
—	—	-3	

-20 ONLY

REV AA: REVISED PER ECO 1963 MS 9-11-80 RG
REV: AB REVISED PER ELO 4201 JWC 3-20-84 DGW

NOTES;
1. ADD APPROPRIATE ASSY DASH NUMBER FOLLOWING ASSY PART NUMBER.
2. INSTALL COAX CABLES IN THE FOLLOWING ORDER: R, F, SX, S, G, A, B, E, C, D, I, I2, R2, C2, C1
3. MAXIMUM HEIGHT OF CABLE ABOVE BOARD NOT TO EXCEED .50

CODE IDENT 57062

-10 0112-0003-10 1
-10 0112-0003-20 1
-20 0112-0003-30 1
-20 0112-0003-45 1
-20 0112-0003-5[illegible] 1

Nora Shilli 9-25-78

ASSEMBLY - RECORD CONTROL

2/1 D 0112-0030 AB
JM Amyot 10/3/78 K100-D 1

COMMENTS		TOTAL COST	UNIT COST

ASSEMBLY TIME	COMPONENT LEAD SPACING

ITEM	QUANTITY PER ASSEMBLY -60	-50	-40	-30	-20	-10	PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO	DESCRIPTION	TYPE
19					1	1	1850-0045	I.C.	6B		MC 10117	
20					3	3	1850-0041	I.C.	15C, 16C, 18C		MC 10138	
21					1	1	1850-0042	I.C.	17C		MC 10164	
22					8	8	1850-0055	I.C.	2A, 2B, 3A, 3B, 7A, 8A, 11D, 11C		MC10016	
23												
24					1	1	6600-0037	SWITCH	7E		16 PIN DIP SWI.	
25					1	1	0112-0227-03	LABEL	A2-2			
26					3	3	3700-0050	RESISTOR-PAK	1C, 5A, 7B		4.7K, 16 PIN DIP	
27					1	1	3700-0053	↕	4E		680Ω, 16 PIN DIP	
28					3	3	3700-0041		RP1, 3, 5		4.7K, 8 PIN SIP	
29					2	2	3700-0027		4B, 11B		330Ω, 16 PIN DIP	
30					1	1	3700-0029		3E		220/330, 16 PIN DIP	
31					2	2	3700-0031		RP2, 8		330Ω, 8 PIN SIP	
32					1	1	3700-0046	RESISTOR PAK	RP4		270Ω, 8 PIN SIP	
33					1	1	3300-0028	POT	R48		100Ω	
34					1	1	1000-0002	DIODE	CR1		1N4152	
35					1	1	1300-0038	TRANSISTOR	Q15	AMPEREX	BFR-91	
36					16	16	1400-0019	TRANSISTOR	Q1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 16, 17	MOTOROLA	2N3906	

REF. DRAWINGS	REV	DESCRIPTION	DATE	DWN	CKD	APPD
	H	INCORP. ECO # 0676	1-31-79	[illegible]	TCM	
	J	INCORP. ECO # 0695	2-8-79	[illegible]	TCM	
	K	CHG. ITEM 2. ADDED ITEMS 7, 18, 23, 25 ECO#0721	3-14-79	[illegible]	TCM	
INCORP. ECO #0736	L	ADDED R49, R50, COAX "5X". CHG. COAXES 'C', 'E', + 'F'.	3-14-79	[illegible]	TCM	
	M	ADDED R51, R52. DELETED ITEM 69. ECO # 0751	3-14-79	[illegible]	TCM	
	N	ADDED -20 VERSION PER ECO Nº 0776	4-30-79	[illegible]	TCM	
	P	ITEM 52 WAS 20 pf ECO Nº 0804	6-20-79	[illegible]	TCM	

DASH NO.	NUMBER	QTY
	NEXT ASSEMBLY	

DRAWN	NANCY GAINES	DATE 2-9-78
CHECKED		
ENGINEER		
MANUFACTURING		
QUALITY ASSURANCE		

LIST OF MATERIAL
ASSEMBLY
RECORD CONTROL

MODEL K100-D

biomation
5706?

B | 0112-003? | REV AE

CODE | SHEET 2 OF 4

COMMENTS		TOTAL COST	UNIT COST

ASSEMBLY TIME	COMPONENT LEAD SPACING

ITEM	QUANTITY PER ASSEMBLY -60	-50	-40	-30	-20	-10	PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
1					—	1	0112-0032-10	PWB				
2					1	1	7000-0120	EJECTORS				
3					2	2	1800-0107	I.C.	6D, 11E		74LS04	
4					1	1	1800-0193	↕	8D		74LS138	
5					6	6	1800-0231		2C, 3C, 5C 6C 7C, 8C		74LS273	
6					1	1	1800-0240	I.C.	9E		74LS244	
7					1	1	0112-0228-03	EJECTOR STAMPED	A3			
8					2	2	1820-0063	I.C.	12C, 13C		MC14518B	
9					1	—	0112-0032-20	PWB				
10					2	2	1850-0002	I.C.	12D, 18B		MC10102	
11					4	4	1850-0003	↕	4A, 9A, 12E, 14E		MC10105	
12					2	2	1850-0014		9D, 10D		MC10125	
13					5	5	1850-0019		8B, 9B, 10B, 12B, 13D,		MC10231	
14					1	1	1850-0021		5E		MC10124	
15					1	1	1850-0025		9C		MC10106	
16					1	1	1850-0030		5B		MC10121	
17					4	4	1850-0035	I.C.	4C, 15E, 16E, 17B		MC10210	
18					1	1	0112-0227-01	LABEL	A1			

REF. DRAWINGS	REV	DESCRIPTION	DATE	DWN	CKD	APPD
	A					
	B	REDESIGNED	3-13-78	[illegible]		
	C	rework for pilot-run	7-28-78	[illegible]	EN#852	
	D	rework for -0150 PEC MEM operation	9-20-78	[illegible]	EN#897	
	E	UPDATED PER EN 0908, RELEASED TO PRODUCTION 9-25-78		[illegible]		
	F	INCORP PER ECO 0583	1-30-79	[illegible]	TCM	
	G	INCORP PER ECO 0636	3-21-79	[illegible]	TCM	

-20	0112-0003-40	1
-20	0112-0003-30	1
-10	0112-0003-20	1
-10	0112-0003-10	1
DASH NO.	NUMBER	QTY
	NEXT ASSEMBLY	

DRAWN	NANCY GAINES	DATE 2-9-78
CHECKED		
ENGINEER		
MANUFACTURING	[signature]	10/3/78
QUALITY ASSURANCE	[signature]	10/3/78

LIST OF MATERIAL
ASSEMBLY
RECORD CONTROL

MODEL K100-D

biomation
5706?

B | 0112-003? | REV AB

CODE | SHEET 1 OF 4

COMMENTS		TOTAL COST	UNIT COST

ASSEMBLY TIME	COMPONENT LEAD SPACING

ITEM	QUANTITY PER ASSEMBLY -60	-50	-40	-30	-20	-10	PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
55					1	1	9000-0025-07	COAX CABLE	C		7" LONG	
56					1	1	9000-0025-09	COAX CABLE	B		9" LONG	
57					1	1	9000-0025-14	COAX CABLE	A		14" LONG	
58					2	2	9000-0025-10	COAX CABLE	D,E		10" LONG	
59					1	1	1850-0075	I.C.	13E		10231 MOTOROLA ONLY	
60					1	1	9000-0025-04	COAX CABLE	G		4" LONG	
61					1	1	9000-0025-06	COAX CABLE	R,F		6" LONG	
ⓓ 62					1	1	6100-0120	CONNECTOR	13E			
63					3FT	3FT	7160-0024-34	WIRE, 24 AWG	E11 = 18" TP16 = 18"		TWISTED PAIR	
64					1	1	3000-3906	RESISTOR	R51		39Ω ¼W 5%	
ⓓ 65					4	3	9000-0036-10	COAX ASS'Y	R1, S, I SX-20 ONLY	10" LG	SOCKET	
ⓓ 66					1	1	9000-0036-19	COAX ASS'Y	C1	19" LG	SOCKET	
ⓓ 67					2	2	6000-0241	CONNECTOR HOUSING, PLUG	R1,C1 → P33 S,I → P32			
ⓓ 68					2	2	9000-0025-05	COAX CABLE	I2			
69					1	1	4100-0008	CAP	C47		200 pf	
70					A/R	A/R	7200-0025	MOUSE TAILS				
71					1	1	6000-0307	HEADER 20 PIN				
72					10	10	7200-0008	TY WRAP				

REF. DRAWINGS

REV	DESCRIPTION	DATE	DWN	CKD	APPD
Y	REVISED PER ECO # 1140	4-11-80	SR		
Z	REVISED PER ECO # 1312	10-7-80	SR	BD	
AA	REVISED PER ECO # 1963	9-11-81	MB	RG	
AB	REVISED PER ECO NO 4201	3-20-84	WC	DKW	

DASH NO.	NUMBER	QTY
	NEXT ASSEMBLY	

	DRAWN	DATE
	Jera M. Grilli	3-13-78
	CHECKED	
	ENGINEER	
	MANUFACTURING	
	QUALITY ASSURANCE	

LIST OF MATERIAL
ASSEMBLY
RECORD CONTROL

MODEL K100-D

biomation
57062

B | 0112-0030 | REV AF

CODE | SHEET 4 OF 4

COMMENTS		TOTAL COST	UNIT COST

ASSEMBLY TIME	COMPONENT LEAD SPACING

ITEM	QUANTITY PER ASSEMBLY -60	-50	-40	-30	-20	-10	PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
37					1	1	2100-0011	COIL	L2		22 µH	
38					1	1	2100-0014	COIL	L1		.1 µh	
ⓓ 39					2	2	3000-1002	RESISTOR	R24,25		10K, ¼W, 5%	
40					1	1	3000-2700	↑	R52		270 Ω ↑	
41					1	1	3000-1001		R11		1K	
© 42					13	13	3000-1300		R2,4,5,8,19,21,37, 38,39,41,43,45,50		130Ω	
43					1	1	3000-1800		R28		180Ω	
ⓓ 44					3	3	3000-2001		R10,30,47		2K	
45					1	1	3000-2006		R29		20Ω	
© 46					13	13	3000-3300		R14,15,16,23,26, 31-36,17,46		330Ω	
47					2	2	3000-5106	↓	R27,13		51Ω ↓	
48					12	12	3000-8206	RESISTOR	R1,3,6,7,18,20 40,42,44,12,9,49		82Ω, ¼W 5%	
49					1	1	4100-0010	CAP	C10		47 pf	
© 50					38	38	4000-0025	CAP	C1-9,12,13,15-27, 29,31-34,36-40,42-45		.1µf	
51					1	1	4600-0001	CAP, VARIABLE	C46		5.5-18 Pf	
© 52					1	1	4100-0007	CAP	C11		5.2 pf	
© 53					4	4	4300-0025	CAP	C28,30,35,41		47µf/6V	
54					1	1	5100-0004	CYSTAL	Y1		100MHZ	

REF. DRAWINGS

REV	DESCRIPTION	DATE	DWN	CKD	APPD
R	REVISED PER ECO Nº 0830	6-20-79	CARROLL	TW	
S	REVISED PER ECO Nº 0882	7-10-79	CARROLL	TW	
T	REVISED PER ECO Nº 0888	7-10-79	CARROLL	TW	
U	REVISED PER ECO Nº 0897	7-10-79	CARROLL	"	
V	REVISED PER ECO Nº 0912	7-10-79	CARROLL	TW	
W	REVISED PER ECO Nº 0952	8-27-79	SR	TW	
X	REVISED PER ECO Nº 1114	2-4-80	SR	TW	

DASH NO.	NUMBER	QTY
	NEXT ASSEMBLY	

	DRAWN	DATE
	CHECKED	
	ENGINEER	
	MANUFACTURING	
	QUALITY ASSURANCE	

LIST OF MATERIAL
ASSEMBLY
RECORD CONTROL

MODEL K100-D

biomation
57062

B | 0112-0030 | REV AE

CODE | SHEET 3 OF 4

REV AB: PER ECO Nº 4201 JWC 3-21-84

REV N:	INCORP ECO # 0842	RUSSELL 6-20-79		Rev. G	INCORP. ECO# 0676	final 1-31-79	TMH
REV P:	INCORP ECO# 0912	CARROLL 7-10-79		Rev H	INCORP ECO# 0695	final 2-7-79	TMH
REV R:	INCORP ECO Nº 0952	SR 10-2-79		REV J	INCORP ECO# 0736	TMH 3-13-79	TMH
REV S:	INCORP ECO Nº 1140	SR 4-11-80		REV K	INCORP ECO# 0751	TMH 3-13-79	TMH
REV T:	INCORP ECO Nº 1963	MB 9-11-81	RG	REV L	INCORP ECO# 0776	RUSSELL 4-30-79	TMH
				REV M	INCORP ECO# 0804	RUSSELL 6-20-79	TMH

Rev A	updated for pilot run.		JB 2-3-78
Rev B	updated for pilot run again.	EN 0836	GB 3-14-78
Rev C	pilot run corrections	EN 0852	GB 7-28-78
Rev D	rework pilot run for -0150 PER MEM	EN 0877	GB 8-30-78
Rev E	new A/W for prod. release 8303	EN 0908	MB 9-1-78
Rev F	INCORP ECO# 0988		final 1-30-79 TMH

C46 5.5-18 Pf; C11 22 pf; C10, 47 pf; L2, 22 µH; L1 .1 µH; Y1 100 MHz; C12 .1 µF; C13 .1 µF; R10, 2K; R11 1K; R12 82; Q15 BFR91; R9, 82; R48 100 CW; 17B 10210; 10138 16C; 10138 15C; CR1 1N4152; Q16 2N3906; R13 51; R14, 330. -5.2V; R16 330. -5.2V; R15 330 -5.2V; 14518 13C; 14518 13C; 14518 12C; 14518 12C; 10138 18C; 17C 10164; 18B 10102; 18B 10210; 18B 10102; 18B 10102; 1,2,5 MULTIPLIER SELECTION; R52 270; R51 39; "I2"; TO P6-U; TO P6-17; P&C-1; TO TP-19; TO TP-20; SHT 2; RP4-5 270; RP4-7, 270; RP4-8, 270; RP4-6, 270; X5; X2; X1; RP4-4 270; RP4-2 270; RP4-3; RP3-7, 4.7K; RP3-8; RP3-5; DECADE SELECTION; 8C 74LS273; RP3-2 4.7K; RP3-4 4.7K; 8D 74LS138; 74LS04 6D; 74LS04 6D; 5E 10124; WE CONTROL 3 to 3C-11; WE DELAY MSB to 3C-11; WE DELAY LSB to 2C-11; WE CONTROL 2 to 3C-11; WE CONTROL 1 to 6C-11; WE TIMEBASE; to SHT. 2; MCWE; MCL; TO SHT 2; PS-20 MRST; PS-U CWE; PS-21 A3; PS-Y A2; PS-22 A1; PS-Z A0; +5V; -5.2V; 3E-4 330 Q13 4E-2 680 220; 3E-3 330 Q12 4E-6 680 270; 3E-2 330 Q10 4E-8 680 220; 3E-14 330 Q11 4E-7 680 220; 3E-5 330 Q8 4E-10 680 220; 3E-6 330 Q14 4E-12 680 220; 3E-9 330 Q1 4E-5 680 220; 3E-7 330 Q2 4E-4 680 220; 3E-1 330 Q3 4E-3 680 220; 3E-15 330 Q4 4E-1 680 220; 3E-11 330 Q5 4E-15 680 220; 3E-10 330 Q6 4E-14 680 220; 3E-12 330 Q7 4E-13 680 220; 3E-13 330 Q9 2N3906 4E-9 680 220; ON/OFF HO NHO 7E 16; R47 2K 8E; D0 PS-AD; D1 PS-26; D2 PS-AC; D3 PS-25; D4 PS-AB; D5 PS-24; D6 PS-AA; D7 PS-23

RESET CONTROL; from SHT 2 12D-12; 10B-3 HOLD-OFF; RP8-8 330 -5.2V; RP8-4 330; R46 330 -5.2V; 11B-9 330 -5.2V; 13D 10231; 13D 10231; 11D 10016; 11C 10016; 12E 10105; RP8-2 330 -5.2V; RP8-6 330; ADDRESS TC; 11B-4 330 -5.2V; 18B 10102; 10B-7 SHT 2; R23 330 -5.2V; CLK F; R18, 82Ω; R19, 130Ω -5.2V; MPU WRITE MODE; 74LS04 11E; 4.7K RP5-3; 4.7K, RP5-8; 5C-6; ADD. ENABLE; 5C-16; RP5-7 4.7K; 12E 10105; 12E 10105; RESET; RESET; WRITE; WRITE; P6-6; P6-F; P6-5; P6-E

NOTES:
1. SYMBOL —□□— INDICATES CIRCUIT "BREAK" FOR GEN RAD TESTER (9 PLCS).
2. DEVICE 10231 AT 13E, SHT 2, TO BE MOTOROLA ONLY.

C.E. Hawley 1-20-78

SCHEMATIC K100-D
RECORD CONTROL PWB.

0112-0031 AB
1 2

C. Blanding 1-20-78

SCHEMATIC K100-D
RECORD CONTROL P.W.B.

— D 0112-0031 AB

2 2

REV: L REVISED PER ECO Nº 2605 JWC 8-1-83 DGW
REV M: REVISED PER ECO Nº 3876 JWC 8-1-83 DGW
REV N: REVISED PER ECO Nº 4201 JWC 3-20-84 DGW
REV P: " " " " 5046 DGW 7-22-85 DGW

REV B: ADDED TRANSFORMER SHIELD ITEM 30, ECO #0840 RG 3/27/78
REV C: RELEASED TO PRODUCTION ECO 0702, P/N WAS X100-0025 RG 9-25-78
REV D: REVISED PER ECO #0577 TC E.I. 11-1-78
REV E: REVISED PER ECO #0609 RG 11/14/78
REV F: REVISED PER ECO #699 3-15-79 SR
REV G: REVISED PER ECO #771 4-18-79 SR TM
REV H: REVISED PER ECO #1133 3-7-80 JWC TM
REV J: REVISED PER ECO Nº 1164 4-14-80 TM JW CARROLL
REV K: REVISED PER ECO #1312 10-7-80 JWC BD





REAR VIEW OF PWR SUP CHASSIS FOR WIRING PURPOSES



WIRE LIST

NO.	FROM	TO	AWG	COLOR	REMARKS	LENGTH	STRIP ME	
1	J30-1	XF1-A	22	WHT/BRN		8 1/2	43	
2	J30-2	S1-2	22	WHT/BRN		10 1/2	46	
3	J30-3	FILTER "N"	22	BLK/BLU		9 1/2	47	
4	J30-4	S2-1	22	BLK/BLU	TRANS WIRE	11 1/2		5
5	T1-3	S1-1	20	RED	TRANS WIRE	6 1/2		
6	T1-2	S1-3	20	BRN	" "	7 1/2		
7	T1-1	S2-2	20	BLK	" "	8		
8	T1-5	S2-5	20	YEL	" "	7 1/4		
9	T1-4	S2-1	20	ORG	" "	7 1/4		
10	S1-1	S2-6	20	RED	" "	4		
11	S2-3	S2-5	22	YEL	TRANS WIRE	3		
12	FUSE-B	FILTER-L	22	WHT/BRN		4	44	
13	FILTER GND	GND	22	BLK	USE PWR SUP RAIL	3 1/2	43	
14	S2-3	FAST TAB	22	WHT/BRN	TRANS WIRE	6		
15	S2-1	FAST TAB	22	WHT/BRN	TRANS WIRE	6		
16								
17	C1-(-)	CR1-(-)	10	GRN		7 1/2	40	
18	C3-(+)	CR2-(+)	18	ORG		6	41	
19	CR1-(AC)	T1-10	10	BLU	TRANS WIRE			
20	CR1-(AC)	T1-12	10	BLU	" "			
21	CR2-(AC)	T1-7	18	GRN	" "	6		
22	CR2-(AC)	T1-9	18	GRN	TRANS WIRE	6		
23								
24	C2-(-)	T1-11	10	WHT	TRANS WIRE			
25	C2-(+)	CR1-(+)	10	RED		6 3/4	39	
26	C4-(+)	T1-8	18	BLK	TRANS WIRE	5 1/2		
27	C4-(-)	CR2-(-)	18	VIO		6	42	
28	C2-(-)	C1-(+)	10	BLK		10	38	
29	C1-(+)	C3-(-)	10	BLK		3	37	
30	C3-(-)	C4-(+)	10	BLK		3	37	

NOTES:

1. NO EXPOSED CONDUCTORS ON PRIMARY WIRING, SWITCHES, FUSE AND FILTER.
2. THESE CONNECTIONS HAVE MORE THAN ONE WIRE.
3. THIS WIRING IS LOCATED ON FARSIDE OF CHASSIS
4. ALL WIRES SO NOTED TO BE ASSEMBLED ON CAPACITORS UNDER OTHER WIRING. ALL WIRES TO RUN PARALLEL WITH CENTER LINE OF CAPACITOR
5. INSTALL CONTACT ITEM 23 ON 11 1/2 INCH 22 AWG BLK/BLU WIRE (Nº4) WHICH IS PART OF T1

Dana Brill 10-3-77
B Sorensen 9-28-78

CODE IDENT 57062

POWER SUPPLY ASSY.

10 0112-0003 1

1/1 D 0112-0035
K100-D

COMMENTS		TOTAL COST	UNIT COST

ASSEMBLY TIME	COMPONENT LEAD SPACING

ITEM	QUANTITY PER ASSEMBLY -60	-50	-40	-30	-20	-10	PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
19						1	0115-0087	CONNECTOR BRACKET				
20						8	7011-1632-12	SCR. X. PH 6-32x 3/16				
21						8	7085-1006-00	WASH #6 INT LOCK				
22						1	1000-0023	CONN 4 PIN	J30		PLUG	
23						3	6100-0006	CONTACT PIN	J30		FEMALE PIN	
24						14	7071-1632-00	NUT KEP 6-32				
25						1	7300-0013	FUSE HOLDER				
26						1	7300-0011	FUSE				
27						10	7081-1006-00	WASH #6 FLAT				
28						2	6700-0015	SWITCH DP DT		CW		
29						4	7011-1632-24	SCR. X. PH. 6-32x3/4				
30						1	0112-0074	SHIELD TRANSFORMER				
31						4	7011-0132-96	SCR. X. PH 10-32x3"				
32						4	7082-1010-00	WASH #10 FLAT				
33						8	7085-1010-00	WASH #10 INT LOCK				
34												
35						3	7200-0009	TY WRAP				

REF. DRAWINGS

REV	DESCRIPTION	DATE	DWN	CKD	APPD
K	REVISED PER ECO # 1312	10-7-80	JWR	RD	
L	REVISED PER ECO N° 2605	8-1-83	JWC		
M	REVISED PER ECO N° 3876	8-1-84	JWC		
N	REVISED PER ECO N° 4201	8/20/84	JWC	DLW	
P	" " " " 5046	7/22/85	DLW	DLW	

DRAWN	DATE
CHECKED	
ENGINEER	
MANUFACTURING	
QUALITY ASSURANCE	

DASH NO. | NUMBER | QTY | NEXT ASSEMBLY

LIST OF MATERIAL
POWER SUPPLY ASSEMBLY

biomation

CODE IDENT 57062 | B | 0112-0035 | REV N

MODEL K100-D | CODE | SHEET 2 OF 3

COMMENTS		TOTAL COST	UNIT COST

ASSEMBLY TIME	COMPONENT LEAD SPACING

ITEM	QUANTITY PER ASSEMBLY -60	-50	-40	-30	-20	-10	PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
1						1	0112-0036	P.S SHELF				
2						2	7000-0302	CLAMP, CAP			3" DIA.	
3						1	0112-0037	XMFR	T1			
4						2	4407-0092	CAP	C1, C2		12000 MFD 35V	
5												
6						2	4400-0014	CAP	C3, C4		18,000MFD 125V	
7						2	7000-0464-10	CLAMP, CAP			2" DIA.	
8						1	6000-0047	CORCOM			SOLAR-EF	
9												
10						2	0112-0019	MOTHER PWB RAIL				
11												
12						1	1200-0025	RECTIFIER	CR2			
13												
14						1	1200-0029	RECTIFIER	CR1		35 AMP 100V	
15						4	7021-1440-08	SCR. X. F.H. 4-40x 1/4				
16						2	7021-1440-12	" " " 4-40x3/8				
17						6	7071-1440-00	NUT KEP 4-40				
18												

REF. DRAWINGS

REV	DESCRIPTION	DATE	DWN	CKD	APPD
C	RELEASED TO PRODUCTION EN 0401	9-25-78	CG		
D	REVISED PER ECO # 0577	11-1-78	E. I	Tom	
E	REVISED PER ECO # 0609	11/16/78	RJS		
F	REVISED PER ECO N° 0689	3-15-79	RITDELL		
G	CORRECTED ECO 0689 BY ECO N° 0771	3-29-79	RITDELL		
H	REVISED PER ECO # 1193	3-17-80	CARROLL		
J	REVISED PER ECO # 1184	4-14-80	CARROLL	TM	

DRAWN	DATE
CHECKED	
ENGINEER	
MANUFACTURING	
QUALITY ASSURANCE	

DASH NO. 10 | NUMBER 0112-0003 | QTY 1 | NEXT ASSEMBLY

LIST OF MATERIAL
POWER SUPPLY ASSEMBLY

biomation

CODE IDENT 57062 | B | 0112-0035 | REV N.

MODEL K100-D | CODE | SHEET 1 OF 3

ITEM	QUANTITY PER ASSEMBLY -90	-80	-70	-60	-50	-40	-30	-20	-10	PART NUMBER	PART NAME / DESCRIPTION	REFERENCE DESIGNATION	L/M
37									2	0112-0089-05	WIRE ASSY 3" 10 AWG BLK		
38									1	– -10	7" 10AWG BLK		
39									1	– -15	6 3/4" 10AWG RED		
40									1	– -20	7 1/4 10AWG GRN		
41									1	– -25	6" 18AWG ORN		
42									1	– -30	6" 18AWG VIO		
43									1	– -35	3 1/2 22AWG BLK		
44									1	– -40	4" 22AWG WHT/BRN		
45									1	– -45	8 1/2" 22AWG WHT/BRN		
46									1	– -50	10 1/2 22AWG WHT/BRN		
47									1	0112-0089-55	WIRE ASSY 7 1/2" 22AWG BLU/BLK		

57062

NOTES

LIST OF MATERIAL

GOULD biomation

B | 0112-0035 | REV

MODEL | SHEET 3 OF 3

REV A: ADDED HARDWARE FOR ITEM (3)
LENGTHENED BD.
REV B: REVISED PER ECO Nº 0627 3-16-79 RUDELL TM
REV C: REVISED PER ECO Nº 0707 3-16-79 RUDELL TM
REV D: INCORP ECO Nº 0803 6-20-79 RUDELL TM
REV E: INCORP ECO Nº 0820 6-20-79 RUDELL TM
REV F: INCORP ECO Nº 0875 7-23-79 Carroll TM
REV G: INCORP ECO Nº 1065 2-12-80 CARROLL TM
REV H: REVISED PER ECO Nº 1178 Carroll 4-14-80 TM
REV J: REVISED PER ECO Nº 4843 SAR 12-3-84



8/24/78
9-25-78

CODE IDENT 57062

ASSEMBLY, FRONT PANEL PWB

1/1 C 0112-0115 J

K100-D

1	1700-0026	INTEGRATED CIRCUIT	U7	NE521	
2	3000-1002	RESISTOR	R3,4		10K, 1/4 W, 5%
2	3000-3300		R1, 2		330Ω, 1/4W, 5%
4	3100-2001		R5,6,7,8		2K, 1/8 W, 1%
1	3000-1001	RESISTOR	R9		1K, 1/4, 5%
2	3700-0015	RESISTOR, PAK	RP1, 2		8 PIN SIP, 10K
5	4000-0005	CAPACITOR	C1, 3,7,8,9		.01 MFD, 50V
3	4300-0025	CAPACITOR	C2,5,6		47 MFD, 6V, 10%

A	UPDATED CHANGES FOR PROTOTYPE	9/25/78 DW
B	REVISED PER ECO № D1627	3-16-79 RODELL TM
C	ITEM 11 WAS 6000-0249 ECO № D1107	3-16-79 RODELL TM
D	INCORP ECO № D1803	6-20-79 RODELL TM
E	INCORP ECO № D1820	6-20-79 RODELL TM
F	INCORP ECO № 20875	7-23-79 Carroll TM
G	INCORP ECO № 1061	3-12-80 Carroll TM

ASSEMBLY, FRONT PANEL

MFG. IDENT 57062

0112-0115 J

2 2

1	0112-0117	PRINTED WIRING BD			
4	6600-0068	SWITCH	S1,2,3,4		(ON)-ON-(ON)
1	6100-0069	TRANS. SOCKET	XCR1		
A/R	——	TUBING	(LED)	1/16 DIA	3/4 IN. LONG
2	6100-0019	SOCKET	J15, J25		HI PROFILE
1	6400-0039	LED	CR1		RED
2	6000-0237	CONNECTOR	J20, 21		50 PIN PLUG
2	6100-0014	SOCKET	J18, 19		14 PIN DIP
2	6000-0271	CONNECTOR	J22, 23		20 PINS
2	1400-0019	TRANSISTOR	Q1, 2	2N3906	
1	1800-0107	INTEGRATED CIRCUIT	U3	74LS04	
1	1800-0240		U5	74LS244	
1	1800-0193		U4	74LS138	
2	1820-0025		U2,6	1451/34512	
1	1820-0053	INTEGRATED CIRCUIT	U1	4724	

H REVISED PER ECO # 1187 4-14-83 Carroll TM

J REVISED PER ECO № 4843 12-3-84 SAR

8/22/78 DW

9-27-78

ASSEMBLY, FRONT PANEL

10/4/78

10/13/78

-10 0112-0003

MFG. IDENT 57062

0112-0115 J

1 2

REV A: R5 & R6 MOVED. RELEASED TO PRODUCTION CB 9/26/78 EN 0551
REV B: J22 & J22 SIGNAL PAIRS REVERSED
REV C: C4 WAS .01uf, DELETED C4 PER ECO № 0627 3-1679
REV D: REVISED PER ECO № 4842 ——— 12-5-84 SA

RP1-4 10K RP1-3 RP1-5 RP1-2 RP1-9 RP1-7 R3 10K RP1-8 10K +5V

SWITCHES UP → DOWN

S1 S2 S3 S4 2,5

RPM AUTO MAN | ENABLE AUTO MAN | FILTER MAN. TRIG | CLOCK EVENTS DELAY

U2 4512

U6 4512

U5 74LS244

J15 -13 -14 -13 -12 -11 -10 -9 -8 -1

D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7 $\overline{EPRE}$

U7-9 U7-4

U1 4724

U4 74LS138

To Keyboard

(right) X_7 X_6 X_5 X_4 X_3 X_2 X_1 X_0 (left)

J25-9 -10 -11 -1 -15 -14 -13 -12

J25-7 Y_0 Y_1 Y_2 Y_3 Y_4 Y_5 (Bottom)

-6 -5 -4 -3 -2

RP2-2 10K RP2-3 RP2-4 RP2-5 RP2-7 RP2-6 10K +5V

74LS04

$\overline{MRST}$ MRST A_2 $\overline{A_2}$ A_1 $\overline{A_1}$ A_0 $\overline{A_0}$ $\overline{FPWE}$

-4 -5 -6 -7 -2

R4 10K +5V

-3 +5V C1 .01 uf C3 .01 uf C2,5,6 47 uf 6V 10% -16

Q1 2N3906 POWER ON RED CR1 330 R1

Q2 R2, 330

J25-8 TO "ERROR" LIGHT ON KEYBOARD

J25-16

-5

WILSON T.M. Cram 9-24-71

SCHEMATIC K100-D FRONT PANEL PWB

D 0112-0116 I

16/3/84 1 2



FOR REFERENCE ONLY

	$\overline{CQ}$ P1,3	CQ P2,4
NO PROBES	LO	LO
16 CH PROBES	LO	LO
32 CH ADAPTOR	HI	LO



8/2/78

SCHEMATIC K100D
FRONT PANEL PWB
— D 0112-0116 J

3 2

REV A RELEASE TO PRODUCTION PER ECN 0891 TM RG 8-9-78

REV B REVISED PER ECO #ABZ LED WAS GRN IS RED 8/28/78 RS

REV C REVISED PER ECO #1085 8/8/80 TM





SECTION A-A
LED. MOUNTING VIEW

-20	0112-1004-20	1
-10	0112-1004-10	1
-20	0112-0004-20	1
-10	0112-0004-10	1

J Doughtry 8-1-77
TM Clem 8-28-78
C J Blanding 8-23-78
D Reed 8/31/78
JM Snyder 8/23/78

CODE IDENT 57062

KEYBOARD ASSY

2:1 C 0112 - 0120 C

K100-D 1 1

COMMENTS		TOTAL COST	UNIT COST

REV—; RELEASED PER EN 0991 8/23/78
REV A REVISED PER EN 1085 8/29/78



C. Blanding	5-18-77	SCHEMATIC X100-D	
C. Blanding	8-23-78	KEYBOARD	
[illegible]	8/25/78	— D 0112 - 0121	A
[illegible]	8/23/78	K100-D	1 1

DWG. NO. 0112-1003 | SH 1 | REV. X

REVISIONS						
ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE
	A		NEW GPIB DOCUMENT	DB	TM	
	B		REL TO PRODUCTION	DB		
	C	1107	REVISED PER ECO#	JWC	TM	3-17-80
	D	1129	REVISED PER ECO#	JWC	TM	3-17-80
	E	1136	REVISED PER ECO #	MB	TM	3-12-80
	F	1222	REVISED PER ECO # (LM ONLY)	MB	TM	4-9-80
	G	1239	REVISED PER ECO #	MB	TM	4-4-80
	H	1267	REVISED PER ECO # (LM ONLY)	MB	TM	4-11-80
	J	1459	REVISED PER ECO #	JWC	TM	3-2-81
	K	1540	REVISED PER ECO #	JWC	RD	3-17-81
	L	1383	REVISED PER ECO	JWC	JL	4-29-81
	M	1762	REVISED PER ECO	JWC	JL	6-18-81
	N	1752	REVISED PER ECO	JWC	JL	6-28-81
	P	2019	REVISED PER ECO.	MB	RG	11-5-81
	R	2288	REVISED PER ECO	44		
	S	2690A	REVISED PER ECO	MW	DGW	2-16-83
	T	3882	REVISED PER ECO #	JM	DGW	10-26-83
	U	4117	REVISED PER E C O NO.	JWC	DGW	12-21-84
	V	4169	PER ECO 4169	[illegible]		
	W	4473	REVISED PER ECO	RTM		5-16-84
	X	4671	REVISED PER ECO 11-12-84	SAR		

A

-10 ASSY (1)

#6-32 SCREW
#6 NUT
2 PLCS

(32)

(13) BOTTOM
(12) TOP
MOUNT USING (17)

GND STRAP

J24

MPU BD 0112-1060

REGULATOR BD 0112-1050

THRESHOLD BD 0112-1040-10

RECORD CONTROL BD 0112-0030-20

REC MEMORY BD 0112-1020-10 CH 0-7

FRONT END BD. 0112-0010-30

J19 J18 J15 J24 J19 J23 J18 J22 J20 PIN 1 J22 PIN 1 J23

(8) (5) (7) -10 (4) (6) (3)

(33) (36) 4-40 FLAT HD 2 PL

-20 THRU -140 INACTIVE

A

NOTE: SEE SHEET 2 FOR VIEW A-A

1 APPLY A CONTINUOUS LINE OF THREAD LOCK, ITEM 42, APPROXIMATELY .5 INCH LONG ON THE THREADED PART OF ITEM 18, AND ONE DROP APPROXIMATELY .1 INCH DIA IN THE THREADED PART OF THE SIDE RAIL (PART OF ITEM 1 OR 2) BEFORE ASSY. WIPE EXCESS THREAD LOCK OFF AFTER ASSY. SECURE ITEM 18 WITH A TORQUE DRIVER SET AT 70 INCH/LB. TO LOOSEN SET TORQUE AT 110 INCH/LB

2. TYPE ASSY NO. DASH NO. REVISION LETTER AND SERIAL NO.

DASH NO.	NUMBER	QTY	NEXT ASSEMBLY
-140	-130	0112-1159	1
-120	-60	OPTION	
-110	-50	OPTION	
-100	-40	0112-1001-40	1
-90	-30	0112-1001-30	1
-80	-20	0112-1001-20	1
-70	-10	0112-1001-10	1

DO NOT SCALE DRAWING
REMOVE ALL BURRS AND SHARP EDGES
DIMENSIONS ARE IN INCHES AND APPLY OVER ADDED FINISHES EXCEPT PAINT.
SURFACE ROUGHNESS

TOLERANCE
DIMENSIONAL: X ± .1 ANGLES, XX ± .020 ± 1°, XXX ± .010
HOLE SIZE: .0-.599 ± .003, .600-.999 ± .004, 1.000-1.499 ± .005

ENG. SERV. DATE

PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
			1

DRAWN D H BAILEY 9-25-79
CHECKED T McCANN 6-28-79
PROJ. ENG. CURT BLANDING 10-9-79
MANUFACTURING J GOULD
QUALITY ASSUR

GOULD biomation

TITLE TOP ASSEMBLY GPIB VERSION

SCALE 1/1 | SIZE D | PART NUMBER 0112-1003 | REV X

CODE 57062 | SHEET 1 OF 2

KLINGLER M-VEL M

8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

DWG. NO. 0112-1003 | SH 2 | REV X

REVISIONS						
ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE
			[illegible] SHEET 1			



VIEW A-A
SCALE : NONE

5708

ITEM	DESCRIPTION/SPECIFICATION	PART NAME	PART NUMBER	QTY
1				

DO NOT SCALE DRAWING
REMOVE ALL BURRS AND SHARP EDGES
DIMENSIONS ARE IN INCHES AND APPLY OVER ADDED FINISHES EXCEPT PAINT.
SURFACE ROUGHNESS -50 -40 -30 -20 -10

TOLERANCE
DIMENSIONAL: X ± .1 ANGLES; XX ± .030 ± 1°; XXX ± .010
HOLE SIZE 0-.599 ± .003; .600-.999 ± .004; 1.000-1.499 ± .005

DASH NO | NUMBER NEXT ASSEMBLY | QTY

ENG. SERV. | DATE

DRAWN	JWCARROLL	7-12-82
CHECKED		
PROJ. ENG.		
MANUFACTURING		
QUALITY ASSUR		

GOULD biomation

TITLE TOP ASSEMBLY
GPIB VERSION

SCALE	SIZE	PART NUMBER	REV
~	D	0112-1003	X

CODE K100+T12A | SHEET 2 OF 2

KLINGLER K-VEL H

8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

ITEM	-170	-160	-150	-140	-130	-120	-110	-100	-90	-80	-70	-60	-50	-40	-30	-20	-10	PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
	QUANTITY PER ASSEMBLY																						
19				—	—	—	—	—	—	1	1	—	—	—	—	—	—	0112-1125-30	ACTIVE PROBE ASSY			6' ANTI STATIC	
20				—	—	—	—	—	—	1	1	—	—	—	—	—	—	0112-1125-40	ACTIVE PROBE ASSY			6' ANTIC STATIC	
21																							
22				—	—	—	1	—	—	—	—	—	—	—	—	—	—	0112-1125-50	ACTIVE PROBE ASSY				
23				—	—	—	1	—	—	—	—	—	—	—	—	—	—	0112-1125-60	ACTIVE PROBE ASST				
24				—	—	40	40	40	40	40	40	40	40	40	40	40	—	7100-0116	GRABBER			HIRSHMAN	
25				1	1	1	1	1	1	1	1	1	1	1	1	1	1	0120-0020-10	CRT FILTER				
26				—	—	—	—	—	—	—	—	—	—	—	—	1	—	0112-0125-30	ACTIVE PROBE ASSY			6'	LM
27				—	—	—	—	—	—	—	—	—	—	—	—	1	—	0112-0125-40	ACTIVE PROBE ASSY			6'	LM
28				—	—	—	20	20	20	20	20	—	20	20	20	20	—	0112-0180-30	SIGNAL WIRE ASSY			RED	L/M
29				—	—	—	20	20	20	20	20	—	20	20	20	20	—	0112-0180-40	SIGNAL WIRE ASSY			BLK	L/M
30				—	—	—	—	—	—	—	—	—	1	—	—	—	—	0112-0125-50	ACTIVE PROBE ASSY			9FT	L/M
31				—	—	—	—	—	—	—	—	—	1	—	—	—	—	0112-0125-60	ACTIVE PROBE ASSY			9FT	L/M
32				A/R	A/R	A/R	A/R	A/R	A/R	A/R	A/R	A/R	A/R	A/R	A/R	A/R	1	0112-0351	CRT SHIELD				
33				1	1	1	1	1	1	1	1	1	1	1	1	1	1	0112-1010	CARD RETAINER/ SPACER				
34				—	—	1	—	—	—	—	—	1	—	—	—	—	—	0112-0194-10	ASSY PROBE			10 PROBE	L/M
35				—	—	1	—	—	—	—	—	1	—	—	—	—	—	0112-0144-20	ASSY PROBE			10 PROBE	L/M
36				1	1	1	1	1	1	1	1	1	1	1	1	1	1	0112-1011	RETAINER SUPPORT				

ASSEMBLY TIME

[1] TEST ENGRG WILL DETERMINE WHETHER OR NOT SHIELD IS REQD DURING FINAL TEST.

COMPONENT LEAD SPACING

REF. DRAWINGS

REV	DESCRIPTION	DATE	DWN	CKD	APPD
H	REVISED PER ECO #1267	6-11-80	MB	TM	
J	REVISED PER ECO# 1459	3-2-81	JWC	JL	
K	REVISED PER ECO# 1540	3-17-81	JWC	JL	
L	REVISED PER ECO# 1383	4-29-81	JWC	JL	
M	REVISED PER ECO# 1762	6-9-81	JWC	JL	
N	REVISED PER ECO #1752	6-24-81	JWC	JL	
P	REVISED PER ECO #2019	12/29/81	AB	BG	

	DRAWN	DATE
	CHECKED	
	ENGINEER	
	MANUFACTURING	
	QUALITY ASSURANCE	

DASH NO. | NUMBER / NEXT ASSEMBLY | QTY

LIST OF MATERIAL

TOP ASSEMBLY GPIB VERSION

biomation

CODE IDENT 57062 | B | 0112-1003 | REV X

MODEL K100 | CODE | SHEET 2 OF 3

ITEM	-170	-160	-150	-140	-130	-120	-110	-100	-90	-80	-70	-60	-50	-40	-30	-20	-10	PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
	QUANTITY PER ASSEMBLY																						
1				1	1	1	1	—	1	—	1	1	1	—	1	—	1	0112-1200-10	CHASSIS ASSY			GPIB	A
2				—	—	—	—	1	—	1	—	—	—	1	—	1	—	0112-1200-20	CHASSIS ASSY W/O GPIB				WA
3				1	1	1	1	1	1	1	1	1	1	1	1	1	1	0112-0010-30	FRONT END BD				
4				1	1	1	1	1	1	1	1	1	1	1	1	1	1	0112-0030-20	REC. CONT BD				
5				1	1	1	1	1	1	1	1	1	1	1	1	1	1	0112-1050	REGULATOR BD				L
6				1	1	1	1	1	1	1	1	1	1	1	1	1	1	0112-1020-10	REC MEMORY PWB ASSY			PWA	M
7				1	1	1	1	—	1	—	1	1	1	—	1	—	1	0112-1040-10	THRESHOLD BD				LM
8				1	1	1	1	1	1	1	1	1	1	1	1	1	1	0112-1060	MPU BD				M
9				—	—	—	—	1	—	1	—	—	—	1	—	1	—	0112-1040-30	THRESHOLD BD W/O GPIB				L
10																							
11																							
12				—	—	1	1	1	1	1	1	1	1	1	1	1	1	0111-0111-40	TOP COVER				
13				1	1	1	1	1	1	1	1	1	1	1	1	1	1	0111-0111-50	BOTTOM COVER				
14				1	1	1	1	1	1	1	1	1	1	1	1	1	1	0120-0019-40	CRT FILTER	RETAINER			
15																							
16																							
17				10	10	12	12	12	12	12	12	12	12	12	12	12	12	7000-0368	SCREW			6-32x3/8 LG F.H.	
18																							

NOTE:
-20 THRU -140 INACTIVE

COMPONENT LEAD SPACING

REF. DRAWINGS

REV	DESCRIPTION	DATE	DWN	CKD	APPD
R	REVISED PER ECO 2288	3/8/82	LL	T.J.	
S	REVISED PER ECO 2690A	2/15/83	MW	DCW	2-16-83
C	REVISED PER ECO 1107	3-[illegible]-81	[illegible]		
D	REVISED PER ECO 1125	3-24-81	WJ		
E	REVISED PER ECO 1136	5-28-80	BURTON	[illegible]	[illegible]
F	REVISED PER ECO 1222 (LM CHG ONLY)	5-9-80	BURTON	TM	
G	REVISED PER ECO 1235	6-4-80	BURTON	TM	

DASH NO.	NUMBER	QTY
-140	-130 0112-1159	1
-120	-60 OPTION	
-110	-50 OPTION	
-100	-40 0112-1001-40	1
-90	-30 0112-1001-30	1
-80	-20 0112-1001-20	1
-70	-10 0112-1001-10	1

NEXT ASSEMBLY

	DRAWN	DATE
D.H BAILEY		5-24-79
T McCANN	CHECKED	6-28-79
	ENGINEER	
J H GOULD	MANUFACTURING	10-9-79
	QUALITY ASSURANCE	

LIST OF MATERIAL

TOP ASSEMBLY GPIB VERSION

biomation

CODE IDENT 57062 | B | 0112-1003 | REV X

MODEL K100 | CODE | SHEET 1 OF 3

ITEM	-170	-160	-150	-140	-130	-120	-110	-100	-90	-80	-70										
37				–	1	–	–	–	–	–	–	–	–	–	–	–	–	–	0112-1213-10	COVER ASSY T12 COMMUNICATOR	(VADIC)
38				1	–	–	–	–	–	–	–	–	–	–	–	–	–	–	0112-1213-20	COVER ASSY T12 COMMUNICATOR	(ROCKWELL)
39				REF	REF	–	–	–	–	–	–	–	–	–	–	–	–	–	0112-1218	PWR CABLE	
40				REF	REF	–	–	–	–	–	–	–	–	–	–	–	–	–	0112-1170	GAB CABLE	
41				4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	7021-5440-12	SCR. FLT. HD.	*4-40 X 3/8 LG. BLK OXIDE
42				A/R	←													A/R	8200-0032-10	THD. LOCK ADH.	
43				1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	63030040	LABEL, MODEL	

T	REV'D PER ECO # 3882	10 26 83 STM DGW
U	REV'D PER ECO 4117	1-12-84 JWC DGW
V	PER ECO 4169	1 23 84 Karen DGW
W	REVISED PER ECO 4475	5-16-4 RTM DGW
X	REVISED PER ECO 4671	11-9-84 SAR

M. WOLFE 2/14/83

LIST OF MATERIAL

TOP ASSEMBLY
GPIB VERSION

CODE IDENT 57062

B 0112-1003 X

K100 3 3

DWG NO 0112-1015 | SH 1 | REV T

ITEM	DESCRIPTION	PIN NO	VOLTAGE	WIRE GAGE	COLOR
	LEMO CONN 3	1	+5V	26 AWG	RED
	"	2	-5V	"	GND
	"	3	GND	"	BLK
22	PWB		+7V	10 AWG	RED
24	"		-7V	"	WHT/RD
28	"		+17V	18 AWG	YEL
25	"		-17V	"	ORG
23	"		GND	10 AWG	BLK

COAX CABLES	
FROM PCB	TO PANEL
VIDEO OUT	BNC 'VIDEO'
GET OUT	BNC 'GET'
TRIG OUT	BNC 'TRIG'
INT. CLK OUT	BNC 'CLK'

T12 PWR CABLE		
MOTHER BD PAD	COLOR	PLUG (REF)
+5 V	RED	P4 - 4
+12 V	YEL	P4 - 3
-12 V	VIO	P4 - 2
GND	BLK	P4 - 1




SOLDER CONDUCTOR TO BNC
SOLDER COAX SHIELD TO GND LUG
29 4 PLCS
SCREW SHOULD NOT STAND ABOVE BRACKET TYP
BEND GND LUGS AS SHOWN
39 40 41 6 PLCS
21
38 40 42 2 PLCS MOUNTS TO CONNECTOR
34 35 37 2 PLS MOUNTS TO ITEM #8

MODIFY J26 AS SHOWN PRIOR TO INSTALLATION



1. ALL RIBBON CABLES PLUG INTO SOCKETS SOLDERED TO MOTHER BOARD

ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE
	A		PROTO REL PER P.N 1079			
	B		NO CHANGE			
	C		REL TO PROD EN 1121		TM	9/18
	D	1100	RELEASED PER	RWC	TM	3-14-80
	E		REVISED PER ECO	SD	TM	3-18-80
	F	1309	REVISED PER ECO. (ADDED R1)	MB	RD	8-6-80
	G	1312	REVISED PER ECO. (LM ONLY)	MB	RD	
	H	1865	REVISED PER ECO	WR	MB	7-21-81
	J	2138	REVISED PER ECO	JWC	MB	10-30-81
	K	2159	REVISED PER ECO	MB	RD	
	L	2386	REVISED PER ECO NO	WR	RD	5/82
	M	2428	REVISED PER ECO NO	WR	T. J	8/
	N	2465	REVISED PER ECO NO	WR	T. J	8/19/82
	P	3876	REVISED PER ECO N2	JWC	DWN	8-1-83
	R	4201	REVISED PER E C O N°	JWC		3/1/84
	S	4843	REVISED PER ECO 12-3-84	SAR		12/14
	T	5062	REVISED PER ECO	JC	DWN	9/1/87

CODE IDENT. NO. 57062

DASH NO.	NUMBER	QTY
10	0112-1003	1
	NEXT ASSEMBLY	

DO NOT SCALE DRAWING
REMOVE ALL BURRS AND SHARP EDGES. DIMENSIONS ARE IN INCHES AND APPLY OVER ADDED FINISHES EXCEPT PAINT. SURFACE ROUGHNESS
TOLERANCE
DIMENSIONAL: X ± .1 ANGLES; XX ± .020 ± 1°; XXX ± .010
HOLE SIZE: .0-.599 ± .003; .600-.999 ± .004; 1.000-1.499 ± .005

DRAWN	JWC	11/6/79
CHECKED		11/12/79
PROJ. ENG.		11/12/79
MANUFACTURING		11/12/79
QUALITY ASSUR		11/12/79
ENG. SERV.	R. Jepsen	11/12/79

ITEM	DESCRIPTION/SPECIFICATION	PART NAME	PART NUMBER
1			

GOULD biomation

TITLE: ASSEMBLY MOTHER BOARD

SCALE FULL | SIZE D | PART NUMBER 0112-1015 | REV T

CODE K100 | SHEET 1 OF 1

BISHOP GRAPHICS/ACCUPRESS REORDER NO. A4429

GOULD

TITLE: ASSEMBLY– MOTHER BOARD (GPIB VERSION) | LM | DRAWING NO. 0112-1015 | REV T

DWN JAC | CHK | ENG | MFG | MODEL K100-GPIB | SHEET 3 OF 3

ITEM NO.	PART NUMBER	QTY PER ASSY -10	-20	-30	-40	-50	U/M	DESCRIPTION	REFERENCE DESIGNATION
37	7085-1006-00	2	—				EA	WASHER, FLAT #6, INT.	
38	7011-1440-12	2	—					SCR. PH. 4-40 x .375	
39	7011-1440-16	6	—					SCR. PH. 4-40 x .50	
40	7081-1004-00	8	—					WASHER, FLAT #4, SP	
41	7085-1004-00	6	—					WASHER, LOCK #4. INT.	
42	7071-1440-00	4	—					NUT S-LOCK 4-40	

GOULD

TITLE: ASSEMBLY– MOTHER BOARD | LM | DRAWING NO. 0112-1015 | REV T

MODEL K100-GPIB | SHEET 2 OF 3

ITEM NO.	PART NUMBER	QTY PER ASSY -10	-20	-30	-40	-50	U/M	DESCRIPTION	REFERENCE DESIGNATION
17	6000-0315	1	1					CONN 24 PIN RCPT RT AGL P.C. MOUNT	GPIB
18	7150-0026-10	.5	.5					WIRE 26 AWG	BLK
19	6100-0119	2	2					SOCKET 14 PIN DIP	J18,19
20	6100-0120	2	2					SOCKET 16 PIN DIP	J15,24
21	0112-1255	1	1					ADD. SW PWB	
22	0112-1019-05	1	1					ASSY, WIRE, 10 AWG	RED
23	0112-1019-10	1	1					10 AWG	BLK
24	0112-1019-15	1	1					10 AWG	WHITE/RED
25	0112-1019-20	1	1					ASSY, WIRE, 18 AWG	ORANGE
26	6600-0114	1	—					SWITCH, ON, NONE, ON	S1
27	6600-0113	1	—					SWITCH ON, OFF, ON	S2
28	0112-1019-25	1	1					ASSY, WIRE, 18AWG	YELLOW
29	7000-0009	4	4					GND LUG	FOR BNC
30	7200-0008	5	5					TIE WRAP	
31	0114-0013-02	4	4					COAX CABLE	
32	7000-0399-10	1	—				EA	MT. HARDWARE, GPIB CONN.	
33	7021-01440-08	1	—				EA	SCR. F.H. 100° 2-56 x .50	
34	7011-1632-12	2	—				EA	SCR. F.H. 100° 6-32 x 3/8	
35	7081-1006-00	2	—				EA	WASHER, FLAT #6 .1250D	
36	6000-0426	1	1					HEADER 26 PIN DUAL	J26

GOULD

TITLE: ASSEMBLY– MOTHER BOARD (GPIB VERSION) | LM | DRAWING NO. 0112-1015 | REV T

DWN SAR | CHK | ENG | MFG | MODEL K100-GPIB | SHEET 1 OF 3

ITEM NO.	PART NUMBER	QTY PER ASSY -10	-20	-30	-40	-50	U/M	DESCRIPTION	REFERENCE DESIGNATION
1	0112-1017	1	1					(FAB) PWB, MOTHER BD.	
2	7150-0026-02	.5	.5				FT	WIRE 26 AWG	RED
3	1800-0267	1	—					I.C., 74LS240 20 PIN	U1
4	3000-1001	1	1					RES, 1K, 1/4W, 5%	R1
5	3700-0016	1	1					RPAK, 1K, 8 PIN, SIP	RP1
6	7150-0026-05	.5	.5				FT	WIRE 26 AWG	GRN
7	0112-0027	2	2					CONN, BRACKET	
8	0112-1026	1	1					BNC, BRACKET	
9	0112-1218-10	1	1					CABLE ASSY, POWER	
10	0820-0105-80	1	1					RIBBON CABLE 16P 12"L	J15
11	0920-0037-40	2	2					RIBBON CABLE 14P 11"L	J18,19
12	0920-0037-60	1	1					RIBBON CABLE 16P 20"L	J24
13	6100-0121	1	1					SOCKET 20 PIN	
14	6100-0014	4	4					BNC SHORT BASE	
15	6000-0181	2	2					CONN 3 PIN	
16	6000-0198	12	12					CONN D28 PIN PWB	J1,2,5-14

REV	ECO	CHK	APPD	DATE
SEE HISTORY				
S	4893	DW		
T	5062	DW	—	

NOTES:

1. COMPONENT LEAD SPACING:
   RES: .4 @ 1/1

DASH #	NEXT ASSY	QTY
-10	0112-1200-10	1
-20	0112-1200-20	1

REV	DESCRIPTION	APP'D
E	REVISED PER ECO #1168 JUL	TM
F	REVISED PER ECO #1309 MAY	RD
G	REVISED PER ECO #1365 JUL	MM
P	REVISED PER ECO #1387 MAR 83	
R	PER ECO 4843 SAR 1/9/84	
S	PER ECO 4843 SAR 1/9/84	

FRONT END
X100-0010
J1

1	-5.2V	-5.2V	A	2	-5.2V	-5.2V	B	3			C	4			D	5			E	6			F	7			H
8			J	9			K	10			L	11	-2.0V	-2.0V	M	12			N	13			P	14			R
15			S	16			T	17			U	18			V	19			W	20	MRST	FEWE	X	21	A3	A2	Y
22	A1	A0	Z	23	D7	D6	a	24	D5	D4	b	25	D3	D2	c	26	D1	D0	d	27	GND	GND	e	28	GND	GND	f

RECORD RAM-1
-0020-01
J3

1	-5.2V	-5.2V	A	2	-5.2V	-5.2V	B	3			C	4			D	5			E	6			F	7			H
8			J	9			K	10			L	11	-2.0V	-2.0V	M	12			N	13	TRIG	TRIG	P	14	EN	EN	R
15	SYNC	SYNC	S	16			T	17	CRE	CWE	U	18	RRE2		V	19	RRE1		W	20	MRST	FEWE	X	21	A3	A2	Y
22	A1	A0	Z	23	D7	D6	a	24	D5	D4	b	25	D3	D2	c	26	D1	D0	d	27	GND	GND	e	28	GND	GND	f

RECORD RAM-2
-0020-02
J13

1	-5.2V	-5.2V	A	2	-5.2V	-5.2V	B	3			C	4			D	5			E	6			F	7			H
8			J	9			K	10			L	11	-2.0V	-2.0V	M	12			N	13	TRIG	TRIG	P	14	EN	EN	R
15	SYNC	SYNC	S	16			T	17	CRE	CWE	U	18	RRE2		V	19	RRE1		W	20	MRST	FEWE	X	21	A3	A2	Y
22	A1	A0	Z	23	D7	D6	a	24	D5	D4	b	25	D3	D2	c	26	D1	D0	d	27	GND	GND	e	28	GND	GND	f

RECORD CONTROL
-0030
J5

1	-5.2V	-5.2V	A	2	-5.2V	-5.2V	B	3			C	4			D	5			E	6			F	7			H
8			J	9			K	10			L	11	-2.0V	-2.0V	M	12			N	13	TRIG	TRIG	P	14	EN	EN	R
15	SYNC	SYNC	S	16			T	17	CRE	CWE	U	18	RRE2	RWE2	V	19	RRE1	RWE1	W	20	MRST	FEWE	X	21	A3	A2	Y
22	A1	A0	Z	23	D7	D6	a	24	D5	D4	b	25	D3	D2	c	26	D1	D0	d	27	GND	GND	e	28	GND	GND	f

THRESHOLD/GPIB
-0040
J7

1	-5.2V	-5.2V	A	2	-5.2V	-5.2V	B	3	TH 8	TH C	C	4	D	CΦ	D	5	CK	8	E	6	9	AF	F	7	E	F	H
8	3	4	J	9	5	ΦI	K	10	THQ2	TH O	L	11	-2.0V	-2.0V	M	12	TH1	TH2	N	13	TH6	TH7	P	14			R
15			S	16	WGRE	WGWE	T	17	CRE	CWE	U	18	RRE2	RWE2	V	19	RRE1	RWE1	W	20	MRST	FEWE	X	21	A3	A2	Y
22	A1	A0	Z	23	D7	D6	a	24	D5	D4	b	25	D3	D2	c	26	D1	D0	d	27	GND	GND	e	28	GND	GND	f

REGULATOR
-0050
J9

1	-5.2V	-5.2V	A	2	-5.2V	-5.2V	B	3	-5.2S	-5.2S	C	4			D	5	-7UR	-7UR	E	6	-7UR	-7UR	F	7	-7UR	-7UR	H
8	-7UR	-7UR	J	9	-7UR	-7UR	K	10			L	11	-20V	-20V	M	12			N	13	GPRE	GWE	P	14	CRTE	CRTE	R
15	FPRE	FWE	S	16	WGRE	WGWE	T	17	CRE	CWE	U	18	RRE2	RWE2	V	19	RRE1	RWE1	W	20	MRST	FEWE	X	21	A3	A2	Y
22	A1	A0	Z	23	D7	D6	a	24	D5	D4	b	25	D3	D2	c	26	D1	D0	d	27	GND	GND	e	28	GND	GND	f

J19

1	-5.2V	GND	14
2	-5.2V	GND	13
3	THCK	THF	12
4	THCΦ	THE	11
5	THO	THA	10
6	THC	TH9	9
7	TH8	TH8	8

J18

1	-5.2V	GND	14
2	-5.2V	GND	13
3	THQ2	TH7	12
4	THQ1	TH6	11
5	TH5	TH2	10
6	TH4	TH1	9
7	TH3	THO	8

J15

1	FPRE	GND	16
2	FPWE	DΦ	15
3	+5V	D1	14
4	MRST	D2	13
5	A2	D3	12
6	A1	D4	11
7	AΦ	D5	10
8	D7	D6	9

J12

1	-5V	+5V	A	2	-5V	+5V	B	3	IRQ	HALT	C	4	IMI	VMA	D	5	A5	A4	E	6	A7	A6	F	7	A9	A8	H
8	+12V	-12V	J	9	-12V	-12V	K	10	TEST 1		L	11	A11	A10	M	12	A13	A12	N	13	A15	A14	P	14	WRITE	Φ2	R
15			S	16			T	17	TEST 2		U	18			V	19	GND	VIDEO	W	20	GND	H-SYNC	X	21	GND	V-SYNC	Y
22	GND	COMPOSITE VIDEO	Z	23			a	24	RESET SWITCH		b	25			c	26	VBB	+5V	d	27	GND	GND	e	28	GND	GND	f

J10

1	+5V	+5V	A	2	+5V	+5V	B	3	+5V	+5V	C	4	+5S	+5S	D	5	A5	A4	E	6	A7	A6	F	7	A9	A8	H
8	+12V	+12V	J	9	-12V	-12V	K	10			L	11	+15V	+15V	M	12	+15V	+15V	N	13			P	14			R
15	+7UR	+7UR	S	16	+7UR	+7UR	T	17	+7UR	+7UR	U	18	+7UR	+7UR	V	19	+7UR	+7UR	W	20			X	21	+7UR	+7UR	Y
22	+7UR	+7UR	Z	23			a	24	-17UR	-17UR	b	25	-17UR	-17UR	c	26	GND SENSE	GND SENSE	d	27	GND	GND	e	28	GND	GND	f

J24

1	+15		16
2	+15		15
3	+15	+15	14
4	+15	+15	13
5	GND	GND	12
6	GND	VIDEO	11
7	GND	H-SYNC	10
8	GND	V-SYNC	9

J8

1	+5V	+5V	A	2	+5V	+5V	B	3	IRQ		C	4		VMA	D	5	A5	A4	E	6	A7	A6	F	7	A9	A8	H
8	+12V	-12V	J	9	-12V	-12V	K	10			L	11	A11	A10	M	12	A13	A12	N	13	A15	A14	P	14	WRITE	Φ2	R
15			S	16			T	17	GND	GET	U	18	ASE		V	19	DIO1	DIO2	W	20	DIO3	DIO4	X	21	EOI	DAV	Y
22	NRFD	NDAC	Z	23	IFC	SRQ	a	24	ATN	DIO6	b	25	DIO5	DIO7	c	26	DIO8	REN	d	27	GND	GND	e	28	GND	GND	f

J6

1	+5V	+5V	A	2	+5V	+5V	B	3			C	4	MPU CLK	ADD TC	D	5	WRITE	WRITE	E	6	RESET	RESET	F	7			H
8			J	9			K	10	A5	A4	L	11	A7	A6	M	12	A9	A8	N	13	+12V	+12V	P	14	-12V	-12V	R
15			S	16			T	17	GND	INT CLK	U	18	GND	TRIG OUT	V	19			W	20			X	21			Y
22			Z	23			a	24			b	25			c	26			d	27	GND	GND	e	28	GND	GND	f

J14

1	+5V	+5V	A	2	+5V	+5V	B	3			C	4			D	5	WRITE	WRITE	E	6	RESET	RESET	F	7			H
8			J	9			K	10			L	11			M	12			N	13			P	14			R
15			S	16			T	17			U	18			V	19			W	20			X	21			Y
22			Z	23			a	24			b	25			c	26			d	27	GND	GND	e	28	GND	GND	f

J4

1	+5V	+5V	A	2	+5V	+5V	B	3			C	4		ADD TC	D	5	WRITE	WRITE	E	6	RESET	RESET	F	7			H
8			J	9			K	10			L	11			M	12			N	13			P	14			R
15			S	16			T	17			U	18			V	19			W	20			X	21			Y
22			Z	23			a	24			b	25			c	26			d	27	GND	GND	e	28	GND	GND	f

J2

1	+5V	+5V	A	2	+5V	+5V	B	3	MPU CLK		C	4			D	5			E	6			F	7			H
8			J	9			K	10			L	11			M	12			N	13			P	14			R
15			S	16			T	17			U	18			V	19			W	20			X	21			Y
22			Z	23			a	24			b	25			c	26			d	27	GND	GND	e	28	GND	GND	f

J27

1	DIO1	DIO5
2	DIO2	DIO6
3	DIO3	DIO7
4	DIO4	DIO8
5	EOI	REN
6	DAV	GND
7	NRFD	GND
8	NDAC	GND
9	IFC	GND
10	SRQ	GND
11	ATN	GND
12	GND	GND

COMP SIDE VIEW

1	REN	DIO1	2
3	DIO8	DIO2	4
5	DIO7	DIO3	6
7	DIO9	DIO4	8
9	DIO6	EOI	10
11	GND	DAV	12
13	GND	NRFD	14
15	GND	NDAC	16
17	GND	IFC	18
19	GND	SRQ	20
21	GND	ATN	22
23	GND	GND	24

J26

J12-b RESET SWITCH

0112 1016

REVISIONS						
ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE
	11		PROTOTYPE	EG		
	B	EBN 0060	ADDED RP31 & RP32 Pilot released	[illegible]	RD	[illegible]
	C		REL TO PROD EBN# 0069	[illegible]	RD	[illegible]
	D	11000	REVISED PER ECO	SR	[illegible]	8/20/81
	E	4186	REVISED PER ECO'S NO [illegible]	[illegible]	[illegible]	[illegible]



DASH NO.	NUMBER	QTY	NEXT ASSEMBLY

DO NOT SCALE DRAWING
REMOVE ALL BURRS AND SHARP EDGES. DIMENSIONS ARE IN INCHES AND APPLY OVER ADDED FINISHES EXCEPT PAINT. SURFACE ROUGHNESS

TOLERANCE
DIMENSIONAL: .X ± .1, .XX ± .020 ± 1°, .XXX ± .010
HOLE SIZE: .0-.599 ± .003, .600-.999 ± .004, 1.000-1.499 ± .005
ANGLES

ENG. SERV. R. [illegible] DATE 11/14/80

	NAME	DATE
DRAWN	E. [illegible]	6/23/80
CHECKED	[illegible]	9/30/80
PROJ. ENG.	[illegible]	9/30/80
MANUFACTURING	[illegible]	11/14/80
QUALITY ASSUR	[illegible]	[illegible]

COLL. IDENT 57062

50	40	30	20	10	PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
								1

GOULD biomation

TITLE: ASSEMBLY RECORD MEMORY P.C.B.

SCALE	SIZE	PART NUMBER	REV
	D	0112-1020	E

CODE | SHEET / OF /

BISHOP GRAPHICS/ACCUPRESS REORDER NO. A4429

COMMENTS		TOTAL COST	UNIT COST

ASSEMBLY TIME	COMPONENT LEAD SPACING

ITEM	QUANTITY PER ASSEMBLY -60	-50	-40	-30	-20	-10	PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
19						8	3000-5106	RESISTOR	R1,3,5,7,8,10,11,13		51Ω, 1/4W, 5%	
20						8	3000-3006		R2,4,12,17,20,25,35,38		30Ω, 1/4W, 5%	
21						2	3000-7506		R6,9		75Ω, 1/4W, 5%	
22						4	3000-2200		R23,24,32,34		220Ω, 1/4W, 5%	
23						4	3000-3300		R40,41,43,44		330Ω, 1/4W, 5%	
24						10	3000-4700		R14,16,19,22,27,30,33,37,39,42		470Ω, 1/4W, 5%	
25						4	3000-1600	RESISTOR	R15,28,29,36		160Ω, 1/4W, 5%	
26						4	3000-1200	RESISTOR	R18,21,26,31		120Ω, 1/4W, 5%	
27												
28						8	3300-0048	POT	R45,46,47,48,49,50,51,52		2K, 1 TURN	
29												
30												
31						15	3700-0039-10	RES. PACK	RP1,3,5,7,9,10,11,12,13,16,17,18,19,31,32		5Ω, 10 PIN	
32						13	3700-0035	RES. PACK	RP2,4,6,8,20,21,22,23,24,25,26,27,28		220Ω, 10 PIN	
33						4	3700-0034	RES. PACK	RP14,15,29,30		330Ω, 10 PIN	
34												
35												
36												

REF. DRAWINGS	REV	DESCRIPTION	DATE	DWN	CKD	APPD

DASH NO.	NUMBER	QTY
	NEXT ASSEMBLY	

	DRAWN	DATE
	CHECKED	
	ENGINEER	
	MANUFACTURING	
	QUALITY ASSURANCE	

LIST OF MATERIAL

RECORD MEMORY

CODE IDENT 57062

MODEL K100 D

biomation

B | 0112-1020 | REV E

CODE | SHEET 2 OF 3

COMMENTS		TOTAL COST	UNIT COST

ASSEMBLY TIME	COMPONENT LEAD SPACING

ITEM	QUANTITY PER ASSEMBLY -60	-50	-40	-30	-20	-10	PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
1						1	0112-1022	RECORD MEMORY			P.C. BOARD	
2												
3						1	1850-0037	INTEGRATED CIRCUIT	9C	10101		
4						4	1850-0057		1A, 3A, 5A, 7A	10115		
5						19	1850-0074		2B,2C,2D,2E,4B,4C,4D,4E,6B,6C,6D,6E,8B,8C,8D,8E	10125	MOTOROLA ONLY	
6						—			7L, 9H, 9K			
7						16	1850-0061		1B,1C,1D,1E,3B,3C,3D,3E,5B,5C,5D,5E,7B,7C,7D,7E	10137	ALT. 10136 1850-0083	
8						4	1850-0019		10B,10E,10H,10K	10231		
9						2	1850-0048		10C, 10J	10195		
10						8	1800-0208		6F, 6M, 6J, 6K, 8F, 8H, 8J, 8K	74S161		
11						1	1800-0193		9J	74LS138		
12						2	1800-0240		3L, 5L	74LS244		
13												
14						16	1800-0318	INTEGRATED CIRCUIT	1F,3F,5F,7F,1H,3H,5H,7H,1J,3J,5J,7J,1K,3K,5K,7K	93422		
15												
16						4	1300-0038	TRANSISTOR	Q1,2,3,4	BFR-91		
17						1	1850-0075	INTEGRATED CIRCUIT	9B	10231	MOTOROLA ONLY	
18												

REF. DRAWINGS	REV	DESCRIPTION	DATE	DWN	CKD	APPD
	A	PROTOTYPE				
	B	ADDED RP31 & RP32	9/26/80	JLE		
	B	PILOT REL ERN 0070				
	C	REL TO PROD ERN # 0069				
	D	REVISED PER ECO # 1666	2-3-81	JLE	JLB	3-4-81
	E	REVISED PER ECO NO 4180	2-8-84	JLE	DWN	

DASH NO.	NUMBER	QTY
	NEXT ASSEMBLY	

	DRAWN	DATE
	E. Good	5/27/80
	CHECKED D Dean	10/24/80
	ENGINEER	9/30/80
	MANUFACTURING J.K. Rumble	11/14/80
	QUALITY ASSURANCE	11/14/80

LIST OF MATERIAL

RECORD MEMORY

CODE IDENT 57062

MODEL K100 D

biomation

B | 0112-1020 | REV E

CODE | SHEET 1 OF 3

COMMENTS		TOTAL COST	UNIT COST

ASSEMBLY TIME	COMPONENT LEAD SPACING

ITEM	QUANTITY PER ASSEMBLY -60	-50	-40	-30	-20	-10	PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
37						46	4000-0025	CAPACITOR	C1,2,3,6-12,14-27, 29-34,37-43,45-49,		.1uf, 50V	
38						—			C51,55,57,58			
39						3	4300-0025	CAPACITOR	C52, 53, 54		47uf, 6V	
40						4	4100-0006	CAPACITOR	C5,13,28,35		20pf, 5%	
41						5	4100-0019	CAPACITOR	C4, 36, 44, 50, 56		50pf, 5%	
42												
43						1	6100-0120	SOCKET	X9B		16PIN	
44						16	6100-0136	SOCKET	X1F, X3F, X5F, X7F, X1H,		22 PIN	
45						—			X3H, X5H, X7H, X1J, X3J, X5J X7J, X1K, X3K, X5K, X7K			
46						1	7000-0120	EJECTOR				
47						1	0112-0228-02	EJECTOR	A2		STAMPED	
48						2	7200-0025	MOUSETAIL				
49						1	6000-0242	CONN.			3 POS.	
50						2	9000-0037-11	COAX. CABLE	C, R		11" LONG PIN	
51												
52						9	9000-0054	BUSS WIRE				
53						2	6100-0019	SOCKET	XP30, XP31		DIP LOCK STYLE	
54						2	6100-0020	RETAINER	@ P30, P31		DIP LOCK	

REF DRAWINGS	REV	DESCRIPTION	DATE	DWN	CKD	APPD

DASH NO.	NUMBER	QTY
	NEXT ASSEMBLY	

	DRAWN	DATE
	CHECKED	
	ENGINEER	
	MANUFACTURING	
	QUALITY ASSURANCE	

LIST OF MATERIAL

RECORD MEMORY

DOCUMENT 57062

MODEL K100 C

biomation

B | 0112-1000 | REV E

CODE | SHEET 3 OF 3

DWG. NO. D-[illegible]-021 | SH 1 | REV. E

REVISIONS					
ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE
	E	–	ADDED RP31 & RP32	MG	RD	9/30/80
–	B	–	PILOT REL ERN 0060			
	C		PR TO PROD ERN 0069	MG	RD	7/15/80
	D	11666	REVISED PER E.C.O.	SR	MG	8/20/81
	E	11783	REVISED PER E.C.O. NO	DWC		9/29/81

RP1-9 56Ω — RP1-6 TYP 32 PLC'S — RP1-7 56Ω — -2V — 10115

RP31- 56Ω — -2V

RP3- 56Ω — RP31- 56Ω — -2V — 10115

RP5- 56Ω — RP32- 56Ω — -2V — 10115

RP7- 56Ω — RP32- 56Ω — -2V — 10115

1B 10136 OR 137 — RP10- 56Ω — RP2- 220Ω — DATA TO RAM

3B 10136 OR 137 — RP11- 56Ω — RP4- 220Ω

5B 10136 OR 137 — RP12- 56Ω — RP6- 220Ω

7B 10136 OR 137 — RP13- 56Ω — RP8- 220Ω

DC1 — R1 56Ω -2

1C 10136 OR 137 — RP10- 56Ω — RP2- 220Ω

3C 10136 OR 137 — RP11- 56Ω — RP4- 220Ω

5C 10136 OR 137 — RP12- 56Ω — RP6- 220Ω

7C 10136 OR 137 — RP13- 56Ω — RP8- 220Ω — DC1 3:5/A

DC3 — R3 56Ω -2

1D 10136 OR 137 — RP16- 56Ω — RP2- 220Ω

3D 10136 OR 137 — RP17- 56Ω — RP4- 220Ω

5D 10136 OR 137 — RP18- 56Ω — RP6- 220Ω

7D 10136 OR 137 — RP19- 56Ω — RP8- 220Ω — DC3 3:5/A

DC2 — R5 56Ω -2

1E 10136 OR 137 — RP16- 56Ω — RP20 220Ω — 10125

3E 10136 OR 137 — RP17- 56Ω — RP21- 220Ω — 10125

5E 10136 OR 137 — RP18- 56Ω — RP22- 220Ω — 10125

7E 10136 OR 10137 — RP19- 56Ω — RP23- 220Ω — 10125 — DC2 3:5/A

DC4 — R13 56Ω -2 — DC4 3:5/A

DASH NO.	NUMBER	QTY	NEXT ASSEMBLY

DO NOT SCALE DRAWING. REMOVE ALL BURRS AND SHARP EDGES. DIMENSIONS ARE IN INCHES AND APPLY OVER ADDED FINISHES EXCEPT PAINT. SURFACE ROUGHNESS.

TOLERANCE: DIMENSIONAL: X ± .1, XX ± .020, XXX ± .010, ANGLES ± 1°; HOLE SIZE: .0-.599 ± .003, .600-.999 ± .004, 1.000-1.499 ± .005

	NAME	DATE
DRAWN	Curt	4-3-80
CHECKED	K Dan	9/30/80
PROJ. ENG.	Curt	9/30/80
MANUFACTURING		10/1/81
QUALITY ASSUR		10/1/81
ENG. SERV.	K. [illegible]	10/4/81

PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
–50	–40	–30	–20	–10				1

GOULD biomation

TITLE SCHEMATIC RECORD MEMORY (93422 TYPE)

SCALE	SIZE	PART NUMBER	REV
	D	0112-1021	E

CODE K100-D — SHEET 1 OF 3

BISHOP GRAPHICS/ACCUPRESS REORDER NO. A-4429

DWG. NO. 0112-1021 | SH 2 | REV E

REVISIONS

ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE

RP24- 220.
RP25- 220.
RP26- 220
RP27- 220

DATA FROM 1253

1F 93422 — DATA 0(1) 1(1) 2(1) 3(1) — CS1 CS2 WE OE — R14 470 — 3:3/D WE1
3F 93422 — 4(1) 5(1) 6(1) 7(1)
5F 93422 — 8(1) 9(1) A(1) B(1)
7F 93422 — C(1) D(1) E(1) F(1)

1H 93422 — DATA 0(3) 1(3) 2(3) 3(3) — R19 470 — 3:3/C WE3
3H 93422 — 4(3) 5(3) 6(3) 7(3)
5H 93422 — 8(3) 9(3) A(3) B(3)
7H 93422 — C(3) D(3) E(3) F(3)

1J 93422 — DATA 0(2) 1(2) 2(2) 3(2) — R22 470 — 3:3/C WE2
3J 93422 — 4(2) 5(2) 6(2) 7(2)
5J 93422 — 8(2) 9(2) A(2) B(2)
7J 93422 — C(2) D(2) E(2) F(2)

1K 93422 — DATA 0(4) 1(4) 2(4) 3(4) — R27 470 — 3:3/B WE4
3K 93422 — 4(4) 5(4) 6(4) 7(4)
5K 93422 — 8(4) 9(4) A(4) B(4)
7K 93422 — C(4) D(4) E(4) F(4)

R18 120 — 6F 74S161 — 8F 74S161 — R16 470 — MR ADD 3:3/D
R21 120 — 6H 74S161 — 8H 74S161 — R30 470 — AC1 3:5/A
R26 120 — 6J 74S161 — 8J 74S161 — R33 470 — AC3 3:5/A
R31 120 — 6K 74S161 — 8K 74S161 — R37 470 — AC2 3:5/A

ADD·TC → P4-D

R15 160 — R23 220 — R28 160 — WRITE MODE 3:3/D
9J LS138 — R24 220. — R34 220.
R29 160 — R32 220 — R36 160 — AC4 3:5/A

74LS244 — P3-19 RRE1 — F3-AD -26 -AC -25 -AB -24 -AA -23 D0 D1 D2 D3 D4 D5 D6 D7
74LS244 — P3-18 RRE2

DASH NO.	NUMBER	QTY
	NEXT ASSEMBLY	

DO NOT SCALE DRAWING
REMOVE ALL BURRS AND SHARP EDGES. DIMENSIONS ARE IN INCHES AND APPLY OVER ADDED FINISHES EXCEPT PAINT. SURFACE ROUGHNESS
TOLERANCE
DIMENSIONAL X ± .1 ANGLES .XX ± .020 ± 1° .XXX ± .010
HOLE SIZE 0-.599 +.003 .600-.999 +.004 1.000-1.499 +.005

ENG. SERV. R. Kline DATE 1/14/81
DRAWN DATE
CHECKED
PROJ. ENG.
MANUFACTURING
QUALITY ASSUR

PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
			1

GOULD biomation

TITLE SCHEMATIC
RECORD MEMORY (93422 TYPE)

SCALE	SIZE	PART NUMBER	REV
—	D	0112-1021	E

CODE K100-D | SHEET 2 OF 3

BISHOP GRAPHICS/ACCUPRESS REORDER NO. A-4429

DWG. NO. 7112-1021 | RM. - | REV. E

REVISIONS

ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE

P4-F
P4-6
RESET
RESET
RP28-8 220
RP28-9 220
-2V
P4-F
P4-5
WRITE MODE
WRITE MODE
RP28-4 220
RP28-5 220
-2V
+5V
R40 330
R41 330
R39 470 MR CLR
-5.2V
10125
7L
9C 10101
+5V
R44 330
R43 330
R42 470
-5.2V
MR ADD
2: 1/D
WRITE MODE
2: 1/C
-5.2V
RP14-3 330
RP14-9 330
RP29-3 330
RP14-7 330
RP14-2 330
RP15-9 330
RP29-2 330
RP14-6 330
RP15-2 330
RP14-8 330
RP29-6 330
RP29-8 330
RP15-6 330
RP29-9 330
RP29-7 330
RP30-9 330
RP15-3 330
RP30-2 330
RP15-7 330
RP30-7 330
RP30-4 330
RP30-2 330
RP15-5 330
RP15-4 330
RP30-6 330
RP30-5 330
10B 10231
10E 10231
10H 10231
10K 10231
10195
10C
10J
R4 30
R46 D1 2K
C13 20pf
R2 30
R45 D3 2K
C5 20pf
R17 30
R48 D2 2K
C35 20pf
R12 30
R47 D4 2K
C28 20pf
R25 30
R50 W1 2K
C44 50pf
R20 30
R49 W3 2K
C36 50pf
R38 30
R52 W2 2K
C56 50pf
R35 30
R51 W4 2K
C50 50pf
C4 50pf
CW
CCW
9H 10125
9K 10125
WE1
WE3
WE2
WE4
2: 8/C
2: 8/C
2: 8/B
2: 8/A
1
VBB
WIDTH ADJ.
RP9-8 56
RP9-7 56
RP9-6 56
RP9-3 56
RP9-4 56
RP9-2 56
-2V
"R" RECORD
"C" CLOCK
FROM REC CONTROL PWB
9B 10231
DC1
DC3
AC3
AC1
AC4
AC2
DC4
DC2
1: 1/C
1: 1/B
2: 1/C
2: 1/A
2: 1/B
1: 1/A
1: 1/B
R8 56
R7 56
R6 75
R9
R11 51
R10 51
Q3
Q1
Q4
Q2
BFR-91(2)
BFR-91(2)
-5.2V

P3-11,M → -2V
C3,7,9,11,21 23,25,27 .1uf
C53 47uf 6V
P3-1,2 A,B → -5.2V
C1,2,6,8,10,12,14, 15,17,18,19,20,22,24, 26,29,31,33,34,37,45,57 .1uf
C52 47uf 6V
P4-1,2 A,B → +5V
P3-27,28 EE,FF
P4-27,28 EE,FF
C30,32,38,39,40,41, 42,43,46,47,48,49, 51,55,58,16 .1uf
C54 47uf 6V

1 74, 9H & 9K 10125 DEVICE TO BE MOTOROLA ONLY
2. ALL RESISTANCE VALUES ARE IN OHMS, 1/4 W 5%
3 9B. 10231 DEVICE TO BE MOTOROLA ONLY, INSTALLED IN SOCKET, ITEM (43)

-50	-40	-30	-20	-10	PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
								1

DO NOT SCALE DRAWING
REMOVE ALL BURRS AND SHARP EDGES
DIMENSIONS ARE IN INCHES AND APPLY OVER ADDED FINISHES EXCEPT PAINT.
SURFACE ROUGHNESS
TOLERANCE
DIMENSIONAL: X ± .1 ANGLES ± 1° XX ± .025 XXX ± .010
HOLE SIZE: .0-.599 ± .003 .600-.999 ± .004 1.000-1.499 ± .005

DRAWN | DATE
CHECKED
PROJ. ENG.
MANUFACTURING
QUALITY ASSUR

GOULD biomation

TITLE SCHEMATIC K100-D RECORD MEMORY PWB

SCALE	SIZE	PART NUMBER	REV
	D	7112-1021	E

CODE | SHEET 3 OF 3

DASH NO.	NUMBER	QTY
	NEXT ASSEMBLY	

ENG. SERV. R. Bay | DATE 11/14/78

BISHOP GRAPHICS/ACCUPRESS REORDER NO. A-4429

DWG. NO. 0112 | SH 1 | REV K

REVISIONS						
ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE
	A	-	PROTO. RCL PER EN 1070	[illegible]		
	B	-	LM CHG			
	C	-	LM CHG			
	D	-	LM CHG			
	E	-	REVISED PER EN 1127	JS	TM	11/14/75
	F		REL TO PROD EN # 1133	[illegible]	TM	1/20/76
	G	-	REVISED PER ECO #1142	AB	TM	3/19/76
	H	-	REVISED PER ECO # 1145	MS	TM	3/31/76
	J	1292	REVISED PER E.C.O	JWC	RD	7-10-78
	K	2069	REVISED PER ECO	JWC	RG	4-4-81



NOTES;

1. STAMP APPROPRIATE DASH Nº IN AREA SHOWN.
2. I.C. 10A IS USED ONLY ON -20.

-10 & -40 ASSY SHOWN

-20 & -30 ASSY'S HAVE PARTS DELETED (SEE LM)

DASH NO.	NUMBER	QTY
-40	0112-0003-60	1
-10	OPT 06	1
-20	OPT 66	1
-20	OPT 67	1
-30	0112-1003-20	1
-10	0112-1003-10	1

NEXT ASSEMBLY | ENG. SERV. R. Bergeron DATE 11/17/78

CODE IDENT 57062

DO NOT SCALE DRAWING. REMOVE ALL BURRS AND SHARP EDGES. DIMENSIONS ARE IN INCHES AND APPLY OVER ADDED FINISHES EXCEPT PAINT SURFACE ROUGHNESS.

TOLERANCE: DIMENSIONAL X ± .1, ANGLES, XX ± .020 ± 1°, XXX ± .010; HOLE SIZE: .0-.599 ± .003, .600-.999 ± .004, 1.000-1.499 ± .005

-50	-40	-30	-20	-10	PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
								1

DRAWN S. RUSSELL 7-16-79 | CHECKED T. Mc Cann 7-26-79 | PROJ. ENG. D. Dunbar 11/15/79 | MANUFACTURING [illegible] 11/15/79 | QUALITY ASSUR [illegible] 11/19/79

GOULD biomation

TITLE: ASSEMBLY, THRESHOLD/GPIB BD.

SCALE	SIZE	PART NUMBER	REV
2/1	D	0112-1040	K

CODE | SHEET 1 OF 1

BISHOP GRAPHICS/ACCUPRESS REORDER NO. A-4429

19	2	2	2	2	1900-0012	I.C.	8A,8B	DAC-08-HQ
20	1	—	1	1	3000-2006	RESISTOR	R26 *	20Ω, ¼W, 5%
21	1	—	1	1	3000-5106		R28 *	51Ω, ¼W, 5%
22	1	—	1	1	3000-2400		R25 *	240Ω, ¼W, 5%
23	2	1	2	2	3000-3300		R27 * R33	330Ω, ¼W, 5%
24	4	4	4	4	3100-1002		R2,3,6,7	10K, ⅛W, 1%
25	4	4	4	4	3100-2001		R14,18,19,30	2K, ⅛W, 1%
26	2	2	2	2	3100-2871		R9,5	2.87K, ⅛W, 1%
27	2	2	2	2	3000-8203		R13,15	820K ¼W 5%
28	4	—	4	4	3000-1000		R20*,21*,22*,24*	100Ω, ¼W, 5%
29	2	2	2	2	3100-1961		R16,17	1.96K, ⅛W, 1%
30	1	1	1	1	3100-6040	RESISTOR	R1	604Ω, ⅛W, 1%
31	1	—	1	1	3000-1001	RESISTOR	R29 *	1K, ¼W 5%
32	2	2	2	2	3300-0074	POT	R31,32	100Ω, 20 TURN
33	2	2	2	2	3300-0060	POT	R4,8	500Ω, 20 TURN
34	2	2	2	2	3300-0070	POT	R10,11	10K
35	—	—	1	—	6600-0037	SWITCH	SP1	16 PIN DIP
36	1	1	1	1	6000-0183	HEADER	TEAB	10 PIN

~~ALTERNATE SOURCE 9300 0092 (ITEM 36)~~

H	REVISED PER ECO # 1145 (-40 ADDED)	4-28 MB	TM 5/8/80
J	REVISED PER ECO # 1292	7-10-81 WC	RD
K	REVISED PER ECO 2063	10-15-81	RG 11/3/81

S. RIDDELL 6-25-79

ASSEMBLY, THRESHOLD / GPIB P.W.B.

CODE IDENT 57062

0112-1040 K

K100-D

2 3

NOTES: * ASTERISK INDICATES COMPONENTS DELETED BY -30 VERSION, (NON GPIB)

-10 GPIB WITH NEW MOTHER BD.
-20 GPIB WITH OLD MOTHER BD.
-30 NON-GPIB, THRESHOLD ONLY.
-40 NON-GPIB WITH OLD MOTHER BD.

1	1	1	1	1	0112-1042	PWB		
2	5	5	5	5	1700-0086	I.C.	1E-5E	LM 324N
3	1	1	1	1	1700-0018		10C	1458
4	3	1	3	3	1800-0123		12A*,12B,14B*	74LS14
5	3	—	3	3	1800-0105		13A*,14A,*14D*	74LS00
6	2	1	2	2	1800-0193		8C, 9C*	74LS138
7	10	7	10	10	1800-0231		6A,6B,6C,6D,7A 7B,8D,9D,10D,13E*	74LS273
8	6	1	7	6	1800-0240		6E,8E,*9E*,10E* 11D*,11E*, 10A(-02 ONLY)	74LS244
9	1	—	1	1	1800-0309		12C*	74LS260
10	1	—	1	1	1800-0110		14C*	74LS10
11	1	—	1	1	1800-0109		13C*	74LS08
12	4	—	4	4	1800-0068		11A*,11B*,11C,13B*	74LS112
13	1	1	1	1	1700-0033		9B	MC3403
14	20	20	20	20	1820-0052		1-5 (A-D)	4051B
15	—	—	1	1	1800-0311	I.C.	13D *	7438
16	5	5	5	5	9000-0054	GROUND WIRE		
17	1	1	1	1	1100-0003	DIODE	CR1	IN751A
18	1	—	1	1	1400-0019	TRANSISTOR	Q1	2N3906

A	PROTOTYPE REL PER EN 1079		
B	PER EN1083	8-6-79 MB	TM
C	REVISED EN 1095 ✓	10/5	
D	REL TO PROD EN 1111	10/5	
E	REV PER ECO#1017	11-14-79 MB	TM
F	REL PER EN #1133 NO E/M CHANGE A/W ONLY	11-19-79 DB	TM
G	REVISED PER ECO # 1142	4-2-80 MB	TM

-40	0112-0003-60	1	S. RIDDELL	6-25-79
-10	OPT. 06	1	T. McCann	10/5/79
-20	OPT. 66	1	Curt Blanding	10/5/79
-20	OPT. 67	1		10/5/79
-30	0112-1003-20	1		12/20/79
-10	0112-1003-10	1		

ASSEMBLY, THRESHOLD / GPIB P.W.B.

CODE IDENT 57062

0112-1040 K

K100-D

1 3

37	76	63	76	76	4000-0025	CAPACITOR	C1-15 17-26 30-46 (51-63*), 64-84	.1μf
38	2	2	2	2	4300-0025	↑	C16,29	47/6
39	2	2	2	2	4300-0026	↓	C27,28	15/20
40	1	—	1	1	4010-0102		C47*	.001
41	2	—	2	2	4300-0019	CAPACITOR	C48*,49*	.47/35V
42	5	5	5	5	3700-0048	RES. PAK	RP1-5	10K, 16 PIN
43	—	—	1	—	3700-0015	RES. PAK	RP8	10K, 8 PIN, SIP
44	2	—	2	2	3700-0049	RES. PAK	RP6*,7*	3K/6.2K
45	1	—	1	1	4100-0001	CAPACITOR	C50*	100 pf
46	1	1	1	1	7000-0120	EJECTOR	—	
47	1	1	1	1	0112-0228-04	EJECTOR	A4	
48	7	6	7	7	6100-0119	SOCKET	(1E-5E, 9B), 13B*(-10,-20,-40 ONLY)	14 PIN
49	—	—	1	—	6100-0120	SOCKET	(SP1) SWITCH	16 PIN (FOR ITEM 35)
50	2	—	2	2	1800-0328	IC	12D, 12E	74S244
51	5	5	5	5	3700-0056	RES. PAK	RP9-13	180Ω, 8PIN, SIP
52	—	—	1	—	3000-1002	RESISTOR	R29	10K, 1/4W, 5%

S. Rodell 6-25-79

LIST OF MATL

ASSEMBLY,
THRESHOLD / GPIB
P.W.B.

CODE IDENT
57062

0112-1040 K

K100-D

3 3

DWG. NO. 0112-1041 | SH 1 | REV. H

REVISIONS					
ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE
	A		PROTOTYPE PER EN 0079			8/6/79
	B		PER EN NO 1083	DW		
	C		REVISED PER EN 1127	MJ	TM	11/19/79
	D		RELEASED TO PRODUCTION 1133	MJ	TM	11/30
	E		REVISED PER ECO # 1192	MB	TM	5/5/80
	F		REVISED PER ECO # 1195	MB	TM	5/16/80
	G		REVISED PER ECO # 1197	MB	TM	7/1/80
	H	1292	REVISED PER ECO	JWR	RD	7/10/80

NOTES, UNLESS OTHERWISE SPECIFIED
1. ALL RESISTORS IN OHMS, ¼W, ±5%
2. ALL CAPACITORS IN MICRO FARADS.

| | | | | |

REVISIONS						
ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE

NOTE:

1. CIRCUITRY ON THIS PAGE USED WITH GPIB VERSIONS ONLY (-10 & -20 ASSYS)
2. I.C. 13D IS NOT USED ON -30 & -40 VERSIONS OF ASSY 0112-1040.

MPU INTERFACE LOGIC

ACCEPTOR HANDSHAKE

SOURCE HANDSHAKE

50	40	30	20	10	PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
								1

DO NOT SCALE DRAWING

REMOVE ALL BURRS AND SHARP EDGES
DIMENSIONS ARE IN INCHES AND APPLY OVER ADDED FINISHES EXCEPT PAINT
SURFACE ROUGHNESS

TOLERANCE

DIMENSIONAL: X ± .1 ANGLES; .XX ± .020 ± 1°; .XXX ± .010
HOLE SIZE: 0-.599 +.003; .600-.999 +.004; 1.000-1.499 +.005

DASH NO.	NUMBER	QTY
	NEXT ASSEMBLY	

DRAWN: J.F. Wardley DATE: 6/1/79
CHECKED
PROJ. ENG.
MANUFACTURING
ENG. SERV. DATE
QUALITY ASSUR

TITLE SCHEMATIC - THRES/GPIB PWB

SCALE	SIZE	PART NUMBER	REV
—	D	0112-1041	H

CODE K100DX SHEET 2 OF 2

BISHOP GRAPHICS/ACCUPRESS REORDER NO. A-4429

REVISIONS						
ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE
	K	1419	REVISED PER ECO*	JWC	JL	3-2-81
	L	2241	REVISED PER ECO	JWC	RG	11-28-81
	M	4843	REVISED PER ECO 12-3-84	SAR		1/4



-50	-40	-30	-20	-10	PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
								1

DASH NO.	NUMBER	QTY
-10	0112-1003	1
	NEXT ASSEMBLY	

DO NOT SCALE DRAWING

REMOVE ALL BURRS AND SHARP EDGES. DIMENSIONS ARE IN INCHES AND APPLY OVER ADDED FINISHES EXCEPT PAINT. SURFACE ROUGHNESS

TOLERANCE

DIMENSIONAL: X ± .1 ANGLES, XX ± .020 ± 1°, XXX ± .010
HOLE SIZE: .0-.599 ± .003, .600-.999 ± .004, 1.000-1.499 ± .005

DRAWN	J.W.CARROLL	11-13-81
CHECKED	TMcCANN	11-5-79
PROJ. ENG.	C BLANDING	11-12-79
MANUFACTURING	J L GOULD	11-12-79
QUALITY ASSUR	DC STAUFFER	11-12-79
ENG. SERV.	R GIPSON	DATE 11-12-79

GOULD biomation

TITLE: REGULATOR, ASSY

CODE IDENT: 57062

SCALE	SIZE	PART NUMBER	REV
FULL	C	0112-1050	M

CODE K100D SHEET 1 OF 1

DWG NO 0112-1050 SH 1 REV M

KLINGLER K-VEL H

COMMENTS		TOTAL COST	UNIT COST

ASSEMBLY TIME	COMPONENT LEAD SPACING

ITEM	QUANTITY PER ASSEMBLY -60	-50	-40	-30	-20	-10	PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
19						5	3000-1006	RESISTOR	R11,35,17,23,51		10Ω 1/4W 5%	
20						2	3000-4702		R6,36		47K 1/4W 5%	
21						2	3000-3000		R41,45		300Ω 1/4W 5%	
22						1	3100-1781		R4		1780Ω, 1/8W, 1%	
23						2	3100-1581		R32,57		1580Ω, 1/8W, 1%	
24						2	3070-1000		R8,19		100Ω 1W 5%	
25						5	3070-2200		R18,40,52,53,54		220Ω 1W 5%	
26						2	3070-1001		R46,47		1K, 1W, 5%	
27						2	3000-2000	RESISTOR	R7,25		200Ω 1/4W 5%	
28												
29						3	3100-2000	RESISTOR	R5,14,48		200Ω 1/8W 1%	
30						2	3100-1001		R9,34		1K 1/8W 1%	
31						2	3100-6040		R3,37		604Ω 1/8W 1%	
32						2	3200-0024		R1,39		24Ω 5/4W 5%	
33						1	3100-1500		R58		150Ω 1/8W, 1%	
34						1	3000-5106	RESISTOR	R49		51Ω, 1/4W, 5%	
35						16	4000-0005	CAPACITOR	C1,3,5,8,11,13,4,15, 18,20,21,24,25,27,28,32		.01μf	
36						2	3000-3306	RESISTOR	R12,24		33Ω 1/4W 5%	

REF. DRAWINGS	REV	DESCRIPTION	DATE	DWN	CKD	APPD

DASH NO.	NUMBER	QTY
	NEXT ASSEMBLY	

	DRAWN	DATE
	CHECKED	
	ENGINEER	
	MANUFACTURING	
	QUALITY ASSURANCE	

LIST OF MATERIAL

ASSEMBLY REGULATOR

biomation

CODE IDENT 57062 | B | 0112-1050 | REV M

MODEL KICO-D | CODE KICO-D | SHEET 2 OF 3

COMMENTS		TOTAL COST	UNIT COST

ASSEMBLY TIME	COMPONENT LEAD SPACING
	1/4W RES=.4 1/8W RES=.4 1W RES=1.0 5W RES=1.2

ITEM	QUANTITY PER ASSEMBLY -60	-50	-40	-30	-20	-10	PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
1						1	0112-1052	PWB				
2						4	1000-0002	DIODE	CR1-4	IN4152		
3												
4						1	0112-0228-05	EJECTOR,STAMPED	A5			
5												
6						1	1300-0042	TRANSISTOR	Q2	2N5885	TO-3	
7						1	1300-0045		Q4	MJ3000 MJ3001	TO-3	
8						1	1400-0030		Q3	2N5883	TO-3	
9						2	1400-0034	TRANSISTOR	Q1,5	MJ2500 MJ2501	TO-3	
10						8	7200-0016	INSULATOR			TO-3	
11						2	1700-0018	I.C.	U4,7	1458	DUAL IN LINE	
12												
13						1	1700-0057	I.C.	U1	7912 KC OR LM320K-12	REGULATOR TO-3	
14							1700-0058	I.C.	U2	7812 KC OR LM340K-12	REGULATOR TO-3	
15												
16						1	1700-0090	I.C.	U3	LM-317K	REGULATOR TO-3	
17						2	3000-3300	RESISTOR	R13,38		330Ω 1/4W 5%	
18						3	3000-1001	RESISTOR	R42,43,44		1KΩ 1/4W 5%	

REF. DRAWINGS	REV	DESCRIPTION	DATE	DWN	CKD	APPD
	K	REVISED PER ECO Nº 1419	3-2-81	JWC	JL	
	L	REVISED PER ECO Nº 2221	12-28-83	JWC	RG	
	M	REVISED PER ECO Nº 4843	12-3-84	SAR	DCW	

DASH NO.	NUMBER	QTY
-10	0112-1003	1
	NEXT ASSEMBLY	

	DRAWN	DATE
J W CARROLL		11-16-81
T McCANN	CHECKED	10-2-79
C BLANDING	ENGINEER	11-12-79
J R GOULD	MANUFACTURING	11-12-79
D C STAUFFER	QUALITY ASSURANCE	11-12-79

LIST OF MATERIAL

ASSEMBLY REGULATOR

biomation

CODE IDENT 57062 | B | 0112-1050 | REV M

MODEL KICO-D | CODE K100D | SHEET 1 OF 3

COMMENTS		TOTAL COST	UNIT COST

ASSEMBLY TIME	COMPONENT LEAD SPACING

ITEM	QUANTITY PER ASSEMBLY -60	-50	-40	-30	-20	-10	PART NUMBER	PART NAME	REF. DESIGNATION	VENDOR NO.	DESCRIPTION	TYPE
37						2	4000-0030	CAPACITOR	C2,30		.002μf. 600v 1KV	
38						5	4300-0025		C6,7,22,23,33		47μf/6V	
39						1	4000-0025		C34		.1μf	
40						7	4300-0033	CAPACITOR	C10,12,14,16,17,19,31		47μf/35V	
41						2	3000-2200	RESISTOR	R50,31		220Ω, 1/4W, 5%	
42						5	6400-0039	L.E.D, RED	CR5-9			
43						4	3300-0067	RES; VAR	R2,30,55,56		200Ω	
44						1	0112-0054	HEATSINK				
45						4	7000-0403	INSULATOR			3" LG PLASTIC	
46												
47												
48												
49						1	7000-0120	EJECTOR				
50												
51												
52						1	9000-0038	LABEL, CAUTION				
53						7	6200-0005	TERMINAL				
54												

REF DRAWINGS	REV	DESCRIPTION	DATE	DWN	CKD	APPD

DASH NO.	NUMBER	QTY
	NEXT ASSEMBLY	

	DATE
DRAWN	
CHECKED	
ENGINEER	
MANUFACTURING	
QUALITY ASSURANCE	

LIST OF MATERIAL

ASSEMBLY REGULATOR

biomation

CODE IDENT			REV
57062	B	0112-1050	M

MODEL K100-D | CODE K100D | SHEET 3 OF 3

REVISIONS				
REV	DESCRIPTION	DATE	BY	APP'D
A	RELEASED TO PROD. ENG # 1119	10/28/79	[illegible]	
B	REVISED PER ECO # 1096	3/12/80	[illegible]	TM
C	REVISED PER ECO # 1141	3/31/80	[illegible]	TM
D	REVISED PER ECO # 1186	9-17-80	M GUERRIN	TM
E	REVISED PER ECO # 1263	6-17-80	CARROLL	TM
F	REVISED PER ECO # 1419	3-2-81	CARROLL	[illegible]
G	REVISED PER ECO # 4843	12-3-84	SAR	[illegible]

POWER SW. ON FRONT PANEL

GRAY GRN BLK RED

LINE FILTER CORCOM 6EF1

5A (100/120V) 2½A (220/240V) SLO BLO 250V

FAN

S1 S2

VH-148

DA3501

(THIS WIRING SHOWN FOR REF. ONLY) POWER SUPPLY CHASSIS 0112-0035

+10V MAX +7V MIN P10-15,16,17,18,19 S,T,U,V,W

GROUND P9-27,28,AE,AF P10-27,28,AE,AF

-10V MAX -7V MIN P9-7,8,9,H,J,K, 5,6,E,F

+30V MAX +17V MAX P10-21,22,Y,Z

-30V MAX -17V MIN P10-24,25,AB,AC

Q3 2N5883 Q4 SE9303 Q1 SE9403 Q2 2N5885 Q5 SE9403

U7 1458 U4 1458 U3 LM317K U2 LM340K-12 U1 LM320K-12

.01Ω [2]

+5V P10-1,2,3 P10-A,B,C

+5V SENSE P10-4,D

GROUND SENSE P10-26,AD

-5.2V SENSE P9-3,C

-5.2V P9-1,2,4 P9-A,B,D

+15V P10-11,12,M,N

-20V P9-11,M

+12V P10-B,J

-12V P10-9,K

NOTES

1. ALL RESISTORS ARE 1/4 W, 5% UNLESS OTHERWISE INDICATED.
2. [2] CIL RESISTORS ARE FABRICATED AS AN INTEGRAL PART OF THE PWB (2 PLCS).

| | | | |

M	3964	REVISED PER ECO NO		K	1260	REVISED PER ECO	Swl	6/18/80	H	1185	REVISED PER ECO	Swl	4/14/80	E	1041	REVISED PER ECO
N	4201	REVISED PER ECO NO		L	1266	REVISED PER ECO (LM ONLY)	MB	6/24/80	J	1230	REVISED PER ECO	MB	5/2/80	F	1056	REVISED PER ECO
P	4609	PER ECO												G	1117	REVISED PER ECO

DWG. NO.	SH	REV
0112-1060	1	

REVISIONS						
ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE
	A		PROTOTYPE PEL EN 1079			
	B		RELEASE LIM ONLY			
	C		RELEASE LIM ONLY			
	D		REL TO PROD. PEL-EN 1124			

NOTE: UNLESS OTHERWISE SPECIFIED

1. DUPLICATE PROM USING MASTER, APPLY LABEL TO TOP OF PROM.
2. LABEL TO INDICATE PART NO.(0112-1064-10), AND REV. LEVEL.

DASH NO.	NUMBER	QTY
-10	0112-1003	1
	NEXT ASSEMBLY	

COST CENT 57062

DO NOT SCALE DRAWING

REMOVE ALL BURRS AND SHARP EDGES. DIMENSIONS ARE IN INCHES AND APPLY OVER ADDED FINISHES EXCEPT PAINT. SURFACE ROUGHNESS

TOLERANCE

DIMENSIONAL: X ± .1, XX ± .020, XXX ± .010; ANGLES ± 1°; HOLE SIZE: 0-.599 ± .003, .600-.999 ± .004, 1.000-1.499 ± .005

ENG. SERV.	DATE
B. Hooper	11/27/79

PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
			1

		DATE
DRAWN	Dera Gillis	5/9/79
CHECKED	J McLam	11-12-79
PROJ. ENG.	Curt	11/12/79
MANUFACTURING		11/12/79
QUALITY ASSUR		11/12/79

GOULD biomation

TITLE: ASSEMBLY - MPU BD. (GPIB VERSION)

SCALE	SIZE	PART NUMBER	REV
2/1	D	0112-1060	P6

CODE K100 - GPIB | SHEET 1 OF 1

BISHOP GRAPHICS/ACCUPRESS REORDER NO. A-4429

19	1	1800-0200	I.C.	E15	7433	
20	1	1800-0201	"	D9	MC6800	ADVANCED MICRO SYSTEM
21	1	1800-0214	"	B16	74LS11	
22	16	1800-0229	"	B1-B8, C1-C8	MOSTEK MK4116 P-4	16K RAM, 250 nSEC
23	3	1800-0039HD	"	E1, E2, E3	745112	
24	14	1800-0240	"	B8B, B11-B13, C12-C15 D4, D6, D13, E9-E11	74LS244	
25	3	1800-0031-10	"	D1, D3, E4	74S00	
26	1	1800-0251	"	D7	74165	
27	1	1800-0038	I.C.	F2	74S20	
28	1	1800-0311	IC	A18	7438	
29	2	1820-0065	I.C.	C9, C10	4069	"FAIRCHILD ONLY"
30	1	1800-0106	I.C.	E17		74 LS02
31						
32						
33	1	0112-0064-01	ASSY, PROM	D16		PROM CRT CONTROLLER
34	1	0112-1064-01	ASSY, PROM	B9		
35	REF	0112-1101-11	"	PROM 1		" "
36	REF	0112-1101-12	I.C. - PROM	PROM 2		" "

H	REVISED PER ECO # 1185	4-14-80 Carroll
J	REVISED PER ECO # 1230	5-22-80 Carroll
K	REVISED PER E.C.O #1260	6-18-80
L	REVISED PER ECO #1266 (U4 ONLY)	6-24-80
M	REVISED PER ECO 3964	10/5/83
N	REVISED PER ECO N° 4201	3-20-84
P	PER ECO #4609	7-10-84

Dena M. Grilli 5/3/79

ASSEMBLY - MPU BD. (GPIB VERSION)

CODE IDENT 57062

0112-1060 P

K100-GPIB

2 4

1	1	0112-1062	PC BOARD			
2	1	7000-0120	EJECTOR			
3	1	0112-0228-06	EJECTOR	"AG"		
4	1	1300-0028	TRANSISTOR	Q2	2N3904	
5	1	1400-0019	TRANSISTOR	Q1	2N3906	
6	2	6100-0119	SOCKET	XE4, XE5		14 PIN
7	1	1800-0060	I.C.	E5	74S10	
8	2	1800-0068	"	B17, B18	74LS112	
9	1	1800-0091	"	A15	74123	
10	1	1800-0092	"	D2	74S04	
11	2	1800-0107	"	D17, E14	74LS04	
12	1	1800-0110	"	B10	74LS10	
13	1	1800-0111	"	E13	74LS20	
14	1	1800-0117	"	E16	74LS86	
15	1	1800-0123	"	E12	74LS14	
16	5	1800-0125	"	B14, B15, C16, C17, D15	74LS161	
17	1	1800-0179	"	F3	74S65	
18	4	1800-0193	I.C.	D8, E6, E7, E8	74LS138	

RES ¼W .4

DIODE .4

A	PROTOTYPE REL PER ENG 1079	10/5
B	REWORK PER EN 1103	10/5
C	REL TO PROD PER EN 1111	12-7-79 Carroll
D	PER ECO 1010	1-2-80 Carroll
E	PER ECO 1041	1-2-80 Carroll
F	PER ECO 1056	1-2-80 Carroll
G	REVISED PER ECO NO 1117	3-18-80 JC

-10	0112-1003	1

Dena M. Grilli 5/3/79
Jill Cleaver 7/25/79
Curt Blanding 10/5/79
John Gould 10/5/79

LIST OF MATERIAL
ASSEMBLY - MPU BD. (GPIB VERSION)

CODE IDENT 57062

B 0112-1060 P

SCALE K100-GPIB

SHEET 1 4

55	1	3000-7506	RESISTOR	R33		75Ω, ¼W, 5%
56	1	3000-8206	RESISTOR	R34		82Ω, ¼W, 5%
57						
58						
59	1	3700-0054	RESISTOR PAK	RP1		3.3K SIP
60	3	3700-0029	RES. PAK	C11, D5, D14		220Ω / 330Ω
61	1	4000-0005	CAPACITOR	C17		.01μF
62	31	4000-0025	CAPACITOR	C1,4-11,13,15,16,21,23,25,27,28,30, 32,34,36,38,40-43,46-48,50,51		.1μF
63	1	4000-0030	"	C55		.002 μF
64	1	4100-0008	"	C45		200 PF, 5%, 500V
65	16	4300-0025	"	C2,3,12,14,18-20,22,24,26,37, 39,44,49,53,54		47/6 , 10%
66	5	4300-0026	CAPACITOR	C29,31,33,35,52		15/20
67	1	1000-0002	DIODE	CR1	IN4152	
68	1	5100-0011	CRYSTAL	Y1		20 MHZ
69	1	6000-0183	HEADER			10 PIN
70	3	9000-0054	GROUND BUSS			
71	7	6100-0122	SOCKET	@ ROM 1 - ROM 7		24 PIN DIP
72	1	6100-0123	SOCKET	@ D9		40 PIN DIP

Nena M. Shilli 5/3/79

ASSEMBLY -
MPU BD.
(GPIB VERSION)

CODE IDENT
57062

0112-1060 P

37	REF	0112-1101-13	I.C. - PROM	PROM 3		
38	REF	0112-1101-14	"	PROM 4		
39	REF	0112-1101-15	"	PROM 5		
40	REF	0112-1101-16	"	PROM 6		
41	REF	0112-1101-17	I.C. - PROM	PROM 7		
42	1	0112-1101-01	ASSY, PROM SET			
43	1	3000-1002	RESISTOR	R25		10K , ¼W, 5%
44	1	3000-1506	"	R28		15Ω "
45	1	3000-1800	"	R27		180Ω "
46	1	3000-2200	"	R3		220Ω "
47	1	3000-2700	"	R26		270Ω "
48	2	3000-3001	"	R6,22		3K "
49	1	3000-3300	"	R4		330Ω "
50	18	3000-4700	"	R2,5,7,8,10,11,13,14,15,17,20,21 23,24,29,30,32,38		470Ω "
51	2	3000-4701	"	R1,12		4.7K "
52	1	3000-5101	"	R9		5.1K "
53	1	3000-5106	"	R35		51Ω "
54	6	3000-6800	RESISTOR	R31,36,37,41-43		680Ω, ¼W, 5%

Nena M. Shilli 5/3/79

ASSEMBLY -
MPU BD.
(GPIB VERSION)

CODE IDENT
57062

0112-1060 P

Revision Block on SAT. 3

TO SHT 2

P12-U TEST 2 — R29 470 — R30 470 — +5V — 74LS04 E12 pins 13, 12
P12-L TEST 1 — 13 — E12 — 12 — 74LS14

RESET
TO SHT 3
RESET
P11-20

+5V
IN4152 CR1
R25 10K
P12-AB RESET SWITCH
74LS14 E12 pins 5, 6 — 74LS14 E12 pins 9, 8
C53 47/6

C48 .1uf

FROM SHT 2: Ø1, Ø2, DBE, +5V

IRQ TO SHT 3
FROM SHT 2: P12-3, P12-4, P12-C
R22 3K — R23 470 — R21 470 — R15 470

DB0 P11-AD
DB1 P11-26
DB2 P11-AC
DB3 P11-25
DB4 P11-AB
DB5 P11-24
DB6 P11-AA
DB7 P11-23

P12-T TEST 3 (NOP)
J1-4 — R24 470 — +5V

A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15
P11-Z P11-22 P11-Y P11-21 P12-E P12-5 P12-F P12-6 P12-H P12-7 P12-M P12-11 P12-N P12-12 P12-P P12-13

MC6800 D9
GND GND TSC RESET A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 VMA R/W
Ø1 Ø2 DBE +5V IRQ NMI HALT
D0 D1 D2 D3 D4 D5 D6 D7 BA

74LS244 (3) — E11, E9, E10
74LS244 (2pcs) — B11, D13
74LS244 — B13, E12 74LS14, E11 74LS04
Ø2 VMA READ

74LS244 — E8, E6, E7
74LS244 (2) — B13, B12

74LS138 D8 — A B C G1A G2B G1
74LS138 E8 — G1 G2B G2A A B
74LS138 E6 — A4 A5 A6 C B G2A G2B G1
74LS138 E7 — A B C G2B G2A G1

74LS10 B10 — 74LS10 B10 — 74LS10 B10

B9 512x4 PROM 0112-1064 — O1 O2 O3 O4

R14 not for DMX 470 — R5 470 — +5V

select I/O
select ROM

A15 J1-2,5,B

VMA Ø2 WRITE VMA
P12-D P12-14 P12-R
RAM WE1 RAM WE0 RAM RE1 RAM RE0
FROM SHT 2
(4000-7FFF) (0-3FFF)

74LS138 E6 outputs: GPRE, N.C., FPRE, N.C., INTRE, CRE, RRE2, RRE1
TO SHT 3
P11-16 (807X)
P11-14 (806X)
P11-15 (805X)
P11-13 (804X)
P11-17 (802X)
P11-18 (801X)
P11-19 (800X)

74LS138 E7 outputs: GEWE, N.C., FEWE, N.C., EEWE, CWE, RWE2, RWE1
P11-T (807X)
P11-R (806X)
P11-S (805X)
P11-P (804X)
P11-X (803X)
P11-U (802X)
P11-V (801X)
P11-W (800X)

CP2P
FROM SHT 2 CP2P

+5V
DI4-7 TYP 220Ω — DI4-3 TYP 330Ω — DI4-9 — DI4-5 — DI4-4 — DI4-15 — DI4-2 — DI4-6 330Ω TYP — 220 TYP — DI4-13 — DI4-1 — C11-1 — C11-7 — C11-5 — C11-3 — C11-10 — C11-12 — C11-14

P12-A,B,1,2 — +5V — 47/6V-C18 20,22,24,26 31,39,41,49,54 — .1UF C21, 23,25,27,36,38, 40-43,46,47,50,51
P11-A,B,1,2 — -5.2V — 47/6V C2,12 — .1UF C1,4,6,7, 9,11
P11-27,28,AE,AF — 15/20V C29,31,33 35,52 — .1UF C28,30,32,34
P12-8,J — +12V

RP1 ×8 — +5V

ROM0 20 — ROM1 20 — ROM2 20 — ROM3 20 — ROM4 20 — ROM5 20 — ROM6 20 — ROM7 20
ROM0 0112-1101-10 (2532) (3K) (0000-0FFF)
ROM1 (2532) 0112-1101-11 (32K) (8000-BFFF) 0112-1101-20 (64K) (8000-BFFF)
ROM2 (2532) 0112-1101-12 (28K) (A000-AFFF)
ROM3 (2532) 0112-1101-13 (32K) (8000-BFFF) 0112-1101-21 (64K) (A000-BFFF)
ROM4 (2532) 0112-1101-14 (32K) (C000-CFFF)
ROM5 (2532) 0112-1101-15 (32K) (D000-DFFF) 0112-1101-22 (64K) (C000-DFFF)
ROM6 (2532) 0112-1101-16 (32K) (E000-EFFF) or blank
ROM7 (2532) 0112-1101-17 (8K) (F000-FFFF) (32K) (8000-FFFF) 0112-1101-23 (64K) (0000-FFFF)

ROM OPTIONS see table at left
18 21 — Vpp(5V) → P12-26, AD
C19 47/6

C3 47/6 — C5 .1UF — C8 .1UF — C10 .1UF — C13 .1UF — C14 47/6 — C15 .1UF — C16 .1UF

ROM Values
0112-1064 (B9)

ADDRESS dec.	ADDRESS hex	DATA hex	DATA D3 D2 D1 D0
0 ↓ 255	0 ↓ 0FF	4 ↓ 4	0100 ↓ 0100
256	100	0	0000
257 ↓ 511	101 ↓ 1FF	5 ↓ 5	0101 ↓ 0101

ROM OPTIONS TABLE

AS ETCHED for 32K MASKED ROMs and 2532 EROMs	21 — 18
rework for 2732 EROMs	21 — X, 18 — X
rework for 64K MASKED ROMs	21 — X, 18 — 8 cut DB-1

next assy 0112-1003

Drawing	11/17	Combination	
TW Clem	11/17	SIZE B	(GAB VIC 1001)
Cust	11/17		
	11/17	0112-1061	P

FROM SHT 1

A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13

MPUCE

MPURE

74LS244 (2)

C11-4 220Ω TYP

330Ω

C11-6 C11-9 C11-15

C11-13 330Ω 220Ω

C11-11 330Ω 220Ω

C11-2 330Ω 220Ω

FROM CRT CONTROLLER SHT 3

B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13

CRTRE

74LS244 (2)

CRTCE

P12 A,B,1,2 +5V

P11 A,B,1,2 -5.2V

P12 B,J +12V

P11 27,28 AE, AF GND

P12 27,28 AE, AF

Y1 20 MHZ

R10 410Ω

R11 410Ω

D3 S00

C45 200 pf

R6, 3K -5.2V

R9, 5.1K -5.2V

4116

B1 B2 B3 B4 B5 B6 B7 B8 C1 C2 C3 C4 C5 C6 C7 CB

RAM RE1 TO SHT 1

RAM RE0 TO SHT 1

74LS244 (2)

TO SHT 1 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7

RES PK 16 D5(8) 330Ω 220Ω

GND +5V

CRT CONTROLLER

74LS165

CRT DATA TO SHT 3

SHIFT/LOAD

SHIFT CLK

TO SHT 3 (E11-10)

330Ω 220Ω +5V D5-14 RAM WE1 TO SHT 1

RAM WE0 TO SHT 1

330Ω 220Ω +5V D5-12

MPURE CRTRE CRTCE MPUCE

D5-2 220Ω +5V 330Ω DBE TO SHT 1

D5-6 220Ω +5V 330Ω

F4069 "FAIRCHILD ONLY"

Ø1 TO SHT 1

Ø2 TO SHT 1

S04 S00 S10

RAS CAS

+5 R12 4.7K

20 MHZ CLK

74S112 3 PLCS

R7 470Ω R8 470Ω

CP1

CRT CLK TO SHT 3

CP2P TO SHT 1

+5V R13 470Ω

E2-7 E1-9 E3-6 E1-7 E3-5 E2-1 E3-9 E2-6 E3-7 E2-5

F2 S20 F3 74S65

+5V R20 470

E5 S10



REV	DESCRIPTION	DATE	CHKD
N	REV'D PER E.C.O N° 4700	9/6/84	
P	PER ECO #4609	9/6/84	

REV	Description	DATE	
A	PROTOTYPE REL PER EN# 1079		
B	REL TO PROD EN# 1124	4/1/79	
C	REVISED PER ECO #1197 1B	4-25-80	
M	REV'D PER E.C.O 3464 SMD	1B 4/1/83	

JUMPER FOR SOME CRT OPERATION

R37 680Ω +5V

680Ω R36

INTRE — from sht 1 E6-12 — E14 74LS04 — A18 7438 — DB7 — to sht 1 BBB-3

A18 7438 — IRQ — to sht 1 D9-4

R38 470 — C55 .002 mfd

from sht 1 FPRE E6-10 — E16 74LS86 — +5V

E17 LS02 — E17 LS02 — E17 LS02

SIGNATURE ANALYZER CONNECTOR (J1)

CLK { SHIFT CLOCK, CRT CLOCK } — S/S 5 A15 TEST 3 (NOD) — B9-14, B10-10

TO SHT. 2 D7-9 — CRT DATA — R2 470 — R41 680 — +5V — R17 470 — +5V

C17 .01 — D17 — E15 7433

TO SHT. 1 E12-6,9 — RESET

CRT CLK (E2-7) — E14 LS04

FROM D7-2 — R1 4.7K +5V — A15 74123 — Video Gate

D15 74LS161 TC — D16 82S123 — D17 74LS04

E17 LS02 — E17 LS02

VERT SYNC — E16 74LS86 — E15 7432

+5 — R31 680 — Q2 2N3904 — R35 51Ω — COMPOSITE VIDEO — P12-Z — P12-22

R34 82Ω — R32 470. — E14 LS04

D14-10 220 330 +5 — VERT. SYNC — P12-Y — P12-21

D14-11 220 330 +5 — HORIZ. SYNC — P12-X — P12-20

E15 7433 — E15 7433

+5 — R27 100 — R26 270Ω — R28 15Ω — Q1 2N3906 — R33 5Ω — VIDEO HI=WHT LO=BLK — P12-W — P12-19

E18 74LS20

C17 74LS161 — C16 74LS161 — B15 74LS161 — B14 74LS161 — CEP CET

B13 B12 B11 B10 — TO SHT 2

B9 B8 B7 B6

B5 B4 B3 B2 B1 B0 — TO SHT 2

D17 LS04 — D17 LS04

+5 — R43 680. +5V — R42 680. +5V

B16 74LS11 — B16 74LS11 — B16 74LS11

COUNT 11 — COUNT 5 — Horiz Sync.

+5V — R3 220 — R4 330

B17 LS112 — B17 LS112 — B18 LS112

ROM VALUES FOR REF. 3/1/LY 0112-0064

DATA HEX	ADDRESS	DELAY COUNTS-DEC			NON-INTERLACE	50HZ
10	16	240				
FD	17	28				
FD	18	3				
D8	19	40				
10	20	240				
FD	21	28				
FD	22	3				
D8	23	40				
10	24	240	0	SCAN	NON-INTERLACE	60 HZ
FD	25	3	1	3 DELAY		
FD	26	3	2	SYNC		
F1	27	15	3	A DELAY		
10	28	240	4	SCAN		
FD	29	3	5	B DELAY		
FD	30	3	6	SYNC		
F1	31	15	7	A DELAY		

biomation — 4-11-79 — K100D — 3 4



4-11-79	biomation	
	SCHEMATIC K100-D	
	MPU PCB	
	D 0112-1061	REV P
	K100D	SHEET 2 OF 4

DWG. NO. 0113-0005 | SH 1 | REV AD



FROM	TO	COLOR AWG	LNTH
P2-GRN	E1	—	7
P2-VIO	E2	—	6.5
P2-BLK	E3	—	7
P2-BRN	E4	—	5.5
P2-ORN	E5	—	7
P2-BLU	E6	—	7.25
T2-YEL	E15	—	3
T2-VIO	E13	—	2
T2-VIO	E14	—	2
T2-ORN	E16	—	3
T2-BLU	E18	—	3
T2-RED	E19	—	3
T2-BRN	E20	—	3
T2-WHT	E17	—	2
E8	E15	YEL	1.5

REVISIONS

ZONE	REV	ECO#	DESCRIPTION	DWN	CHKD	DATE
	A	—	EN904	JB		9-16-78
	B	—	EN934	JB		10-19-78
	C	—	EN957	JB		10-30-78
	D	6516	REVISED PER ECO.	SR	TM	4-3-79
	E	702	REVISED PER ECO.	SR	TM	4-3-79
	F	840	REVISED PER ECO.	SR		8-6-79
	G	873	REVISED PER ECO.	SR		8-6-79
	H	883	REVISED PER ECO.	SR		8-6-79
	J	890	REVISED PER ECO.	SR	TM	8-6-79
	K	925	REVISED PER ECO.	JWC	TM	8-13-79
	L	967	REVISED PER ECO.	SR	TM	10-5-79
	M	998	REVISED PER ECO.	JWC	TM	11-2-79
	N	1045	REVISED PER ECO.	JWC	TM	11-30
	P	1214	REVISED PER ECO.	MB	RD	7-7-80
	R	1251	REVISED PER ECO.	MB	RD	7-7-80
	S	1258	REVISED PER ECO.	MB	RD	7-7-80
	T	1301	REVISED PER ECO.	JWC	RD	8-27-80
	U	1330	REVISED PER ECO.	JWC	JL	9-2-81
	V	1644	REVISED PER ECO.	JWC	RD	5-11-82
	W	1675	REVISED PER ECO.	SR	RD	5/14/82
	X	1803	REVISED PER ECO	SR	RD	6/11/82
	X1	—	REDRAWN. WAS "C"; IS "D" SIZE FORMAT.	MB	T.J.	11/16/82
	Y	2665	REVISED PER ECO Nº	JWC	T.J.	6-28-83
	Z	2779	REVISED PER ECO	MW	DGW	8/83
	AA	3584	REVISED PER ECO	MW	DGW	8/83
	AB	3876	REVISD PER ECO Nº	JWC	DGW	8-1-83
	AC	4843	REVISED PER ECO 12-3-84	SAR	DGW	12-4
	AD	4970	" " " Nº 4/15/85	DGW		4/25/85

DASH NO.	NUMBER	QTY
-10	0113-0001	1

NEXT ASSEMBLY

ENG. SERV. | DATE

DO NOT SCALE DRAWING

REMOVE ALL BURRS AND SHARP EDGES. DIMENSIONS ARE IN INCHES AND APPLY OVER ADDED FINISHES EXCEPT PAINT. SURFACE ROUGHNESS

TOLERANCE

DIMENSIONAL: X ± 1 ANGLES; XX ± .020 ± 1°; XXX ± .010

HOLE SIZE: 0 599 – 003; 600 999 – 004; 1 000-1 499 – 005

	DRAWN	DATE
	BIERSDORFF	9-20-78
	CHECKED T McCANN	12-20-78
	PROJ. ENG. D. WILSON	12-20-78
	MANUFACTURING D. LIGHTFOOT	12-21-78
	QUALITY ASSUR SHERMAN TOM	12-21-78

50	40	30	20	10	PART NUMBER	PART NAME	DESCRIPTION/SPECIFICATION	ITEM
								1

GOULD biomation

TITLE P.W.B. ASSY – DATA DISPLAY

CODE IDENT 57062

SCALE	SIZE	PART NUMBER	REV
2/1	D	0113-0005	AD

CODE | SHEET 1 OF 1

KLINGLER KVEL H

19	1	3000-6803	RESISTOR	R39		680K, 1/4W, 5%
20	1	3000-5103	RESISTOR	R19		510K, 1/4W, 5%
21	2	3000-1004	RESISTOR	R15,16		1M, 1/4W, 5%
22						
23	1	3050-1007	RESISTOR	R44		1Ω, 1/2W, 5%
24	1	3050-3906	↓	R18		39Ω ↓ ↓
25	1	3050-3300	↓	R1		330Ω ↓ ↓
26	1	3050-1001	RESISTOR	R11		1K, 1/2W, 5%
27	1	3000-2002	RESISTOR	R4		20K 1/4W 5%
28	1	3050-4707	RESISTOR	R12		4.7Ω, 1/2W, 5%
29	1	3080-7500	RESISTOR	R20		750Ω, 2W, 5%
30						
31	1	3200-0008	RESISTOR	R17		1Ω, 1W, 3%, WW
32						
33	2	3300-0089	TRIM POT	R24,10	D2C 101	100Ω – ALLEN BRADLEY
34	1	3300-0084	| |	R40	D2C 503	50K |
35	3	3300-0085	TRIM POT	R23,36,37	D2C 104	100K – ALLEN BRADLEY
36						

H	ECO Nº 0883	8-6-79 Rodell TM
J	ECO Nº 0890	8-6-79 Rodell TM
K	ECO Nº 0925	9-13-79 Rodell TM
L	ECO Nº 0967	10-5-79 Rodell TM
M	ECO Nº 998	11-12-79 Rodell TM
N	ECO Nº 1045	1-3-80 Rodell TM
P	ECO Nº 1224	7-7-80 Burton RD

Dana M. Grilli 7-24-78

P.C. BD ASSEMBLY - DATA DISPLAY MONITOR

CODE IDENT. 57062

0113-0005 AD

2 5

1	1	0113-0007	P.W.B. DATA DISPLAY			
2	2	3000-4706	RESISTOR	R21,22		47Ω, 1/4W, 5%
3	1	4700	↑	R13		470Ω ↑ ↑
4	1	3307	↑	R48		3.3Ω ↑ ↑
5	1	2403	↑	R38		240K ↑ ↑
6	1	2001	↑	R7		2K ↑ ↑
7	1	3001	↑	R6		3.0K ↑ ↑
8	1	3301	↑	R9		3.3K ↑ ↑
9	4	4701	↑	R25,27,33,34		4.7K ↑ ↑
10	1	5601	↑	R43		5.6K ↑ ↑
11	1	6801	↑	R8		6.8K ↑ ↑
12	2	8201	↑	R45,46		8.2K ↑ ↑
13	6	3000-1002	↑	R26,28-32		10K ↑ ↑
14	1	3100-1003	↑	R3		100K 1/8W, % ↑ ↑
15	2	3000-4702	↑	R41,42		47K 1/4W 5% ↑ ↑
16	1	1203	↑	R35		120K 1/4W 5% ↑ ↑
17	1	1503	↓	R5		150K 1/4W 5% ↓ ↓
18	1	3000-2203	RESISTOR	R47		220K, 1/4W, 5%

A	EN 904	9-15-78 KS
B	EN 934 R11 WAS 10Ω, 5W, W.W	10-19-78 KS
C	EN 957 PRODUCTION RELEASE	12-18-78 KS
D	REVISED ASSY DWG PER ECO Nº 0656	4-3-79 Rodell TM
E	ITEM 59 WAS "-0002" ECO Nº 0702	4-3-79 Rodell TM
F	REVISED PER ECO Nº 0840	8-6-79 Rodell TM
G	REVISED PER ECO Nº 0873	8-6-79 Rodell TM

-10	0113-0001	1	Dana M. Grilli 7-24-78 T McCann 12-28-78 D Wilson 12/21/78 12/21/78 Sherman 12/21/78

LIST OF MATERIAL

P.C. BD ASSEMBLY - DATA DISPLAY MONITOR

CODE IDENT. 57062

0113-0005 AD

ASPECT

1 5

55	2	4400-0037	CAPACITOR	C16,18	ILL. CAP SALES 25R470	470µf, 25V	ELECT.
56	1	4400-0038	CAPACITOR	C15	ILL CAP SALES 100R10	10µf, 100V	ELECT.
57	1	4400-0039	CAPACITOR	C23	ILL. CAP SALES 16T10	10µf, 16V	ELECT.
58							
59	1	4200-0036-10	CAPACITOR	C27		6of, 200V	
60							
61	1	1200-0033	RECTIFIER	CR1		3SF4	
62	3	1200-0031	RECTIFIER	CR2-4	IN4937	MOTOROLA	
63							
64	1	1300-0048	TRANSISTOR	Q1	2N4921	MOTOROLA	
65	1	1300-0049	|	Q2	BU 407	SGS-ATES SEMICONDUCTORS	
66	1	1300-0050	TRANSISTOR	Q3	MPS U10	MOTOROLA	
67							
68							
69	1	1700-0080	I.C.	U3	CA 3086	RCA	TRANSISTOR ARRAY
70	1	1700-0081	I.C.	U1	MC 1391P	MOTOROLA	HORIZ OSC
71	1	1700-0082	I.C.	U2	TDA 1270	SGS-ATES SEMICONDUCTORS	
72							

Y	REVISED PER ECO Nº 2665	6-25-82 JWL T.J.
Z	REVISED PER ECO Nº 2779	2/22/83 M.W. DGW 2/23
AA	REVISED PER ECO 3584	4/22/83 M.W
AB	REVISED PER ECO Nº 3876	8-1-83 JWL DGW 8/3/83
AC	REVISED PER ECO Nº 4843	12/3/84 SAR DGW
AD	" " " Nº 4970	4/15/85 DGW

Gena M. Gilli 7-24-78

LIST OF MATERIAL

P.C. BD ASSEMBLY - DATA DISPLAY MONITOR

CODE IDENT. 57062

0113-0005 AD

4 5

37	1	3300-0046	TRIM POT	R2		10K, CERMET 25T	
38	1	3300-0088	TRIM POT	R14	U201R105B	1M	CTS CORP.
39							
40	1	4100-0013	CAPACITOR	C24	ELMENCO DM10	33 Pf, 500V, MICA	
41	1	4100-0011	CAPACITOR	C28	ELMENCO DM10	150 Pf, 500V, MICA	
42	2	4100-0002	CAPACITOR	C8,17	ELMENCO DM15	470 Pf, 500V, MICA	
43							
44	5	4000-0009	CAPACITOR	C5,6,21,22,25		.1µf, 100V	
45	2	4000-0042		C7,20	PLESSEY 160C154J100	.15µf, 100V	
46	1	4300-0036		C4	MATSUO 221L2002-225 M7	2.2µf, 20V	
47	1	4300-0037		C1	MATSUO 221L3502-105 M7	1µf, 35V	
48	2	4000-0005		C13,19	NICHICON	.01µf, 100V	
49	4	4000-0043		C10,11,12,14	ILL. CAP SALES G.Q. .01/500V	.01µf, 500V	
50	1	4300-0038		C2	SPRAGUE 192P4729R8	.0047µf, 80V	
51	1	4100-0025		C3	SPRAGUE 192P6829R8	680pf 300V MICA	
52	1	4300-0041	CAPACITOR	C9	SPRAGUE 192P56394	.056µf, 400V	
53							
54	1	4400-0036	CAPACITOR	C26	ILL. CAP SALES 16R1000	1000µf, 16V	

EQUIV: CORNELL DUBILIER CM05FD330J03

EQUIV: CORNELL DUBILIER CM05FD151J03

EQUIV: CDI5FD471J03

EQUIV: PLESSEY 160C104J100

EQUIV: ILL. CAP SALES QC .01/50V

R	REVISED PER ECO # 1251	7-7-80 RD
S	REVISED PER ECO # 1258	7-7-80 RD
T	REVISED PER ECO # 1301	8-27-80 JWL RD
U	REVISED PER ECO # 1330	3-2-81 JWL
V	REVISED PER ECO # 1644	7-21-81 JWL RD
W	REVISED PER ECO # 1675	5-28-81 RD
X	REVISED PER ECO # 1803	6-11-81 RD

Gena M. Gilli 7-24-78

LIST OF MATERIAL

P.C. BD ASSEMBLY - DATA DISPLAY MONITOR

CODE IDENT. 57062

B 0113-0005 AD

3 5

73	1	0113-0011	COIL ASSY-HORIZ	L1		HORIZ. LIN COIL	LM
74	1	9000-0049	COIL ASSY-WIDTH	L2		WIDTH COIL	
75							
76							
77	1	0113-0009	ASSY, HARNESS				
78	1	0113-0014	TRANSFORMER	T1			LM
79	1	9000-0046	TRANSFORMER ASSY	T2		FLYBACK	
80	1	7000-0365	HEAT SINK	@Q2	6025 B-TT	THERMALLOY	
81	1	7000-0366	HEAT SINK	@ U2	V8-800	STAVER	
82	1	7000-0221	INS. WASHER	@ Q2			
83	1	6100-0118	DIP SOCKET	(U1)	AUGAT 508-A619D	8 PIN	
84	1	6100-0014	DIP SOCKET	(U3)	CKT ASSY CA-145-105D	14 PIN	
85	1	6100-0120	DIP SOCKET	J1		16 PIN	
86	A/R	8200-0020	INSULATING VARNISH	@ T2-A			
87	1	7200-0017	INSULATOR	@Q2	CHOMERICS 60-11-49GA-1674	TO220	
88	1	6100-0130	CRT SOCKET	P2	49-21H	EBY SALES	
89							
90							

EQUIV: ROBINSON NUGENT ICN 08353G

EQUIV: ROBINSON NUGENT ICN 143536

EQUIV: AUGAT 516-AG10D

EQUIV: BERQQUIST 7423 09FR54

COMPONENT LEAD SPACING

DRAWINGS	REV	DESCRIPTION

Dena M. Grilli 7-24-78

MANUFACTURING

LIST OF MATERIAL

P.C. BD ASSEMBLY-
DATA DISPLAY MONITOR

CODE IDENT 57062

B 0113-0005 A-D

5 5

AB	REVISED PER ECO Nº 3876 JW 8-1-83
AC	REVISED PER ECO Nº 4843 SAR 12-3-84
AD	" " " Nº 4970 DGW 4/15/85

REV E: ECO #2665 JW 7/6/82
F ECO #2779 DGW 2-23

REV A: ECO Nº 0840 8-6-79 RODELL
REV B: ECO Nº 0873 8-6-79 RODELL
REV C: ECO Nº 998 11-12-79 CARROLL
REV D: ECO Nº 1330 3-2-81 CARROLL



NOTES
[1] SELECTED AT TEST
NOMINAL VALUE:
C29 - (NOT INSTALLED)
R52 - (NOT INSTALLED)

10 0113-0005 REF

BOEHM	9-K-78	
TMcCann	12/20/78	SCHEMATIC-DATA
DWilson	12/21/78	DISPLAY P.W.B. ASSY
[illegible]	12/21/78	C 0113-0006 AD
[illegible]	12/1/78	

6.3.2 RASTER SCAN DISPLAY ADJUSTMENT

Normally, the display should not require adjustment except as described in 6.3.1 of the K100-D Manual. Should further adjustment become necessary, the following additional adjustments are available on the Display Control Board.

1. Horizontal Oscillator Frequency, R2

Short the end of R25 or R26 nearest U3 to ground. Adjust R2 for the slowest possible horizontal roll. Remove the ground. Check that the display remains in sync when the unit is powered up, both when cold and after warm up.

2. Horizontal Phase, R10

Controls the start of the horizontal sweep relative to the video. If misadjusted, the characters on the left or right edge of the display may appear to be squeezed together or on top of each other.

3. Horizontal Linearity, L1

With the unit in timing mode and the trigger marker at 500, adjust for equal width on both sides of the trigger marker. L1 will interact with L2, horizontal width.

4. Vertical Linearity, R40

Adjust for equal character height at the top and bottom of the display.

5. Vertical Oscillator Frequency, R36

Short the end of R27 or R28 nearest U2 to ground. Adjust R36 for the slowest possible vertical roll. Remove the ground and insure that the display stops rolling.

6. Contrast, R24

Adjust together with the brightness control for the desired display. Normal adjustment is at or near maximum (full CW).

6.5.1 THRESHOLD CALIBRATION

The Threshold Calibration procedure in Section 6.5 assumes non-availability of the threshold summing test fixture. The procedures below are for those service centers having access to this fixture. Complete assembly instructions for the fixture can be found in Sections 6.8.1 and 6.8.2 of this addendum. Also included is the procedure for the latest revision to the threshold circuit for which the summing fixture must not be used.

Four different revisions of the K100-D Threshold/GPIB board have been manufactured. The calibration procedures differ somewhat from board to board. The different boards can be identified by the fabrication number etched on the solder side of the board as shown below:

I	0112-0042	ETCH A
II	0112-0042	ETCH B
III	0112-1042	ETCH A
IV	0112-1042	ETCH C and D

The summing test fixture consists of two 50 pin connectors of the type used for all probe and adapter inputs to the K100-D. The threshold voltage pins have been brought out to easily accessible test points. In addition, all 20 thresholds are tied to a common summing mode test point through 10kΩ, 1% resistors.

1. Calibration Using Summing Test Fixture

(For Type I and II Boards)

Install the summing test fixture in the probe sockets on the front panel of the K100-D. Turn the unit ON and allow 2 to 3 minutes for the power supplies to stabilize.

Proceed with the calibration procedure as in Section 6.5 of the manual using the test point labeled "N" on the fixture for all voltage adjustments instead of IC 1E pin 1. Use the labeled test points on the fixture instead of the IC pins to check the individual channel tolerances.

If the individual channels are not within the specified limits on Type I or II Boards, proceed with the channel gain calibration.

2. Channel Gain Calibration (Type I and II Boards Only)

Select threshold "VAR A" for all channels. SPECIFY "VAR A" -6.40V and depress Auto Arm.

Monitor the Channel A (Type I Boards) or Channel 0 (Type II Boards) test point on the summing test fixture. Adjust "A0" for +6.40V at the test point.

Monitor each of the remaining channel test points, and adjust the channel gain pot for each channel for +6.40V. (See Figures 6.11 and 6.12 for adjustment locations).

Return the DVM to the Channel A (Type I) or Channel 0 (Type II) test point. SPECIFY "VAR A" +6.35V and depress AUTO ARM. Adjust "AG" (see Figure 6.11) for a reading of -6.35V. Monitor each of the remaining channel test points, and adjust the appropriate channel gain pot for a reading halfway between the initial reading and -6.35V.

EXAMPLE: Before adjustment, the DVM reads -6.30V. Adjust the channel gain pot for a reading of -6.325V.



Figure 6.11 Type I Threshold Board Adjustment Locations



Figure 6.12 Type II Threshold Board Adjustment Locations

After completing the channel gain adjustments, repeat Section 1.

3. Threshold Calibration (Type III and IV Boards Only)

Place the Threshold/GPIB Board on the extender. Turn the unit ON and allow 2 to 3 minutes for the power supplies to stabilize.

Insure that either the standard probe set or the K100-D/10 Probe Pods are connected to both 50 pin connectors on the front panel. This is necessary because the output stages of Type IV Boards are load sensitive. The probes present a load of approximately 20kΩ to the threshold circuit.

Using a DVM, monitor the Channel 0 threshold at pin L of J7/P7 (see Figure 6.13). Connect the DVM "-" lead to a ground on the board to minimize the effects of ground currents on the voltage readings. Test points have been provided for this purpose.



Figure 6.13-Threshold Board Edge Connector Labels

Select all thresholds to ECL and depress AUTO ARM. Adjust "E" for +1.30V at the Channel 0 test point. Verify +1.30V ±25mV on all channels.

Select all thresholds to "TTL" and depress AUTO ARM. Adjust "T" for -1.40V at the Channel 0 test point. Verify -1.40V ±25mV at the channel 0 test point. Verify -1.40V ±25mV on all channels.

Select all thresholds to "VAR A".

SPECIFY "VAR A" -6.40V and depress AUTO ARM. Adjust "AG" for +6.40V at the Channel 0 test point. Verify +6.40V ±25mV on all channels.

SPECIFY "VAR A" 0.00 and depress AUTO ARM. Adjust "AO" for 0.00 at the channel 0 test point. Verify 0.00 ±25mV on all channels.

SPECIFY "VAR" +6.35V and depress AUTO ARM. Check for -6.35V ±25mV on all channels.

Repeat the variable threshold alignment using "VAR B." "BO" and "BG" respectively instead of "VAR A", "AO" and "AG".

No further adjustment to Type III and IV Boards is possible. Failure to meet specification indicates a circuit malfunction.



Figure 6.14 Type III & IV Board Adjustment Locations

6.7.1 Clock Calibration

Place the Record Control Board on the extender. Turn the unit ON. Select the clock source to INT 10ns.

Connect the oscilloscope to the junction of R5 and R6 (located in the upper left hand corner of the board). Connect the scope ground to the top end of R6. Use the shortest possible ground wire. Refer to Figure 8.8 in the manual for test point and adjustment locations.

Depress AUTO ARM. Adjust R48 on the Record Control Board for a waveform that is symetrical around the ECL threshold of -1.3V.

Remove the scope and connect a counter having a high input impedance to the same test point. Adjust C46 for a frequency of 100MHz ± 50kHz (0.05%).

NOTE: Early production units did not have C46 installed. To adjust the clock frequency on these units, it is necessary to select the values of C10 and C11. The nominal values were 47pF for C10 and 30pF for C11.

Turn the K100-D off and then on again. Insure that the oscillator frequency is unchanged.

If the oscillator has jumped to a higher frequency (1-3 MHz high), readjust C46 for a slightly lower frequency and repeat this test.

Turn the unit off and reinstall the Record Control Board in the chassis position.

6.8.1 Threshold Alignment Fixture Input A

On connector housing 6000-0262 perform the following:

1. Drill size #44 3/32" 11 places and label as shown in **Figure** 6.16. Notch as shown in **Figure** 6.15.

2. Wire terminals as follows:



11 PLC
TURRET TERMINAL
(6200-0005)

QUANTITY	SOLDER ON LENGTH	LOCATION
2	3/4"	N,F
4	1"	B,C,D,E
2	1½"	8,A
1	1¼"	9
2	2"	CK, CQ

½ REAR VIEW



Figure 6.15 Rear View of Alignment Housing A

TOP VIEW



Figure 6.16 Top View of Alignment Housing A

3. Install terminals with krazy glue as shown in Figure 6.17 and wire as you go, as shown in Figure 6.18.



Figure 6.17 Alignment Fixture 'A' Terminal Post

WIRE ROUTING FROM TERMINAL	TO PIN	FROM	TO PIN
CQ	30 - 2"	B	18 - 1"
CK	3 - 2"	C	40 - 1"
8	50 - 1½"	D	13 - 1"
9	23 - 1¼"	E	35 - 1"
A	45 - 1½"	F	8 - 3/4"
		N	COM - 3/4"



Figure 6.18 Alignment Fixture 'A' Wiring Diagram

NOTE: Follow wire routes as shown in Figure 6.18.

4. Solder resistors to common bus wire as shown in **Figure** 6.20.

5. Case up.



Figure 6.19 Front View of Alignment Housing A



Figure 6.20 Alignment **Housing** A Resistor Placement

Resistor	From Pin #	To Bus Wire
R_1	3	Common
R_2	8	
R_3	13	
R_4	18	
R_5	23	
R_6	30	
R_7	35	
R_8	40	
R_9	45	Common

6.8.2 Threshold Alignment Fixture Input B

1. Drill size #44 3/32" 12 places and label as shown in **Figure** 6.22. Notch as shown in **Figure** 6.21.

2. Wire terminals as follows:



12 PLCS
TURRET TERMINALS
(6200-0005)

LOCATION	QUANTITY	SOLDER ON LENGTH
GND,7	2	¼"
5	1	3/4"
N,3	2	1"
6,1	2	1¼"
0	1	2½"
4	1	3
2,Q2	2	5½"
Q1	1	7"





Figure 6.21 Rear View of Alignment Housing B



Figure 6.22 Top View of Alignment Housing B

3. Install terminals with krazy glue, as shown in **Figure** 6.23 and wire as you go, as shown in **Figure** 6.24.



Figure 6.23 Alignment Fixture 'B' Terminal Post

WIRE ROUTING FROM TERMINAL	TO PIN	LENGTH OF WIRE	FROM TERMINAL	TO PIN	LENGTH OF WIRE
Ground	1	¼"	3	18	1"
N	Common	1"	2	45	5½"
7	8	¼"	1	23	1¼"
6	35	1¼"	0	50	2½"
5	13	3/4"	Q1	30	7"
4	40	3"	Q2	3	5½"



Figure 6.24 Alignment Fixture 'B' Wiring Diagram

4. Solder resistors to common bus wire as shown in **Figure** 6.26.

5. Case up.



Figure 6.25 Front View of Alignment Housing B



Figure 6.26 Alignment Housing B Resistor Placement

Resistor	From Pin #	To Bus Wire
R_1	3	Common
R_2	8	
R_3	13	
R_4	18	
R_5	23	
R_6	30	
R_7	35	
R_8	40	
R_9	45	Common

(Note: Affects Serial #28264 and on)

6.6.1 RECORD MEMORY ADJUSTMENTS

Remove the "O-F" memory board (see Figure A) and put on an extender. Turn the power on. Tests are performed using power up status mode.



Figure 6.27 Top View of K100-D Logic Analyzer

NOTE: Suggest using a Tek 485 or comparable oscilloscope for the following adjustments.

1. If there is an error in power up, Keystroke CE.

2. Keystroke TRIGGER xxxx xxxx xxxx xxxx. This assures a clean signal for calibration.

3. Keystroke AUTO ARM. The status byte in the lower left corner of the screen should indicate (TG?).

4. Monitor test point IC 1F pin 20 (WE) with Channel A of scope. With Channel B monitor test point IC 1F pin 3 (ADDR 1). GND on pin 19. Synchronize scope to Channel A.

NOTE: Superimpose the two patterns so as to create a common TTL threshold (+1.4 VDC).

Adjust D1 (R46) for 10ns between the last address edge and falling edge of the WE pulse. (Fig. B)



Figure6.28Scope Display

Adjust W1 (R50) for 10ns between the WE rising edge and the first address edge (Fig. C)



Figure6.29Scope Display

5. Repeat the procedure for Ø2, Ø3, and Ø4. (See figure D and Table 9.1.)

6. Turn the power off and return the Record Memory Board to its chassis position.



Figure6.30Record Memory Board Calibration Layout

Table 9.1 Testpoint and Adjustment Locations

TESTPOINT		ADJUST
Ø1	1F20	W1(R50)
	1F3	D1(R46)
Ø2	1J20	W2(R52)
	1J3	D2(R48)
Ø3	1H20	W3(R49)
	1H3	D3(R45)
Ø4	1K20	W4(R51)
	1K3	D4(R47)

This information is applicable
only to serial #28264 and on

7.2.2 Memory Failure Chart

The following setup shows how to read the failure chart when working with the new Memory Board (0112-1020). Refer to Fig. 7.1 (page 182).

HIGH SPEED RECORD MEMORY ERRORS

ADDRESS/PHASE	FEDC	BA98	7654	3210 (Channel Designation)
3/3	0000	1111	1100	0000 written (To Memory)
	0000	1111	0111	0000 read (From Memory)

(Phase of Sample Clock Failed)

(Location Addressed in Memory)

Notice upon reading this chart that Channel Designation 7654 has 1100 written and 0111 read out of memory. This shows incorrect data at Memory Address 3, Sample Clock Phase 03.

PHASE LOCATION ON PCB

Phase 01	Row F
Phase 02	Row J
Phase 03	Row H
Phase 04	Row K

CHANNEL LOCATION ON PCB

Channel	Column
0,1,2,3	1
4,5,6,7	3
8,9,A,B	5
C,D,E,F	7

Locate the channel where the failure to read back what was written in occurred. Determine the phase of failure and its location in memory. Verify the inputs on the failed memory I.C. See Table 9.2.

Table 9.2 Memory Failure Location Chart

Channel	0,1,2,3	4,5,6,7	8,9,A,B	C,D,E,F
Phase				
1	1F	3F	5F	7F
3	1H	3H	5H	7H
2	1J	3J	5J	7J
4	1K	3K	5K	7K



Figure 7.1 High Speed Error Indication

The ERROR light starts to blink 6 to 13 seconds after power on. A display similar to the above appears on the CRT.

GOULD Design & Test Systems Division

The leader in technology, performance and innovation

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 1173 SANTA CLARA, CA

POSTAGE WILL BE PAID BY ADDRESSEE

Gould, Inc.,
Design & Test Systems Division

4650 Old Ironsides Drive
Santa Clara, California 95054-1805

Gould Biomation and Gould Millennium Products

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 1173 SANTA CLARA, CA

POSTAGE WILL BE PAID BY ADDRESSEE

Gould, Inc.,
Design & Test Systems Division

4650 Old Ironsides Drive
Santa Clara, California 95054-1805

Gould Biomation and Gould Millennium Products

www.manualsplus.com

1026487

Gould Inc., Design & Test Systems Division
4650 Old Ironsides Drive, Santa Clara, CA 95054-1805
(408) 988-6800 TWX: 910-338-0509

Printed in U.S.A.

GOULD
Electronics